Home
last modified time | relevance | path

Searched defs:CacheLineSize (Results 1 – 25 of 31) sorted by relevance

12

/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Analysis/
H A DLoopCacheAnalysis.cpp286 const SCEV *CacheLineSize = SE.getConstant(Stride->getType(), CLS); in computeRefCost() local
397 const SCEV *CacheLineSize = SE.getConstant(Stride->getType(), CLS); in isConsecutive() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/MCTargetDesc/
H A DAMDGPUTargetStreamer.cpp305 const unsigned CacheLineSize = 1u << Log2CacheLineSize; in EmitCodeEnd() local
831 const unsigned CacheLineSize = 1u << Log2CacheLineSize; in EmitCodeEnd() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Analysis/
H A DLoopCacheAnalysis.cpp298 const SCEV *CacheLineSize = SE.getConstant(WiderType, CLS); in computeRefCost() local
490 const SCEV *CacheLineSize = SE.getConstant(Stride->getType(), CLS); in isConsecutive() local
H A DTargetTransformInfo.cpp35 static cl::opt<unsigned> CacheLineSize( variable
/aosp_15_r20/prebuilts/go/linux-x86/src/internal/cpu/
Dcpu.go22 var CacheLineSize uintptr = CacheLinePadSize var
/aosp_15_r20/external/compiler-rt/lib/esan/
H A Dworking_set.cpp43 static const u32 CacheLineSize = 64; variable
/aosp_15_r20/external/llvm/lib/Target/PowerPC/
H A DPPCTargetTransformInfo.cpp27 CacheLineSize("ppc-loop-prefetch-cache-line", cl::Hidden, cl::init(64), variable
/aosp_15_r20/external/llvm/lib/Target/AArch64/
H A DAArch64Subtarget.h88 uint16_t CacheLineSize = 0; variable
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/
H A DAArch64Subtarget.h107 uint16_t CacheLineSize = 0; variable
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/
H A DPPCTargetTransformInfo.cpp28 CacheLineSize("ppc-loop-prefetch-cache-line", cl::Hidden, cl::init(64), variable
/aosp_15_r20/external/gmmlib/Source/inc/umKmInc/
H A Dsharedata.h199 uint32_t CacheLineSize; // Processor CacheLine size member
/aosp_15_r20/external/stressapptest/src/
H A Dsat.cc1487 int Sat::CacheLineSize() { in CacheLineSize() function in Sat
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/
H A DAArch64Subtarget.h201 uint16_t CacheLineSize = 0; variable
/aosp_15_r20/external/coreboot/src/vendorcode/intel/edk2/edk2-stable202111/MdePkg/Include/Register/Intel/
H A DCpuid.h135 UINT32 CacheLineSize:8; member
3945 UINT32 CacheLineSize:8; member
/aosp_15_r20/external/coreboot/src/vendorcode/intel/edk2/edk2-stable202005/MdePkg/Include/Register/Intel/
H A DCpuid.h135 UINT32 CacheLineSize:8; member
3867 UINT32 CacheLineSize:8; member
/aosp_15_r20/external/coreboot/src/vendorcode/intel/edk2/edk2-stable202302/MdePkg/Include/Register/Intel/
H A DCpuid.h136 UINT32 CacheLineSize : 8; member
3949 UINT32 CacheLineSize : 8; member
/aosp_15_r20/external/coreboot/src/vendorcode/intel/edk2/edk2-stable202111/MdePkg/Include/IndustryStandard/
H A DPci22.h36 UINT8 CacheLineSize; member
H A DAcpi62.h2131 UINT32 CacheLineSize:16; member
/aosp_15_r20/external/coreboot/src/vendorcode/intel/edk2/edk2-stable202005/MdePkg/Include/IndustryStandard/
H A DPci22.h36 UINT8 CacheLineSize; member
H A DAcpi62.h2131 UINT32 CacheLineSize:16; member
/aosp_15_r20/external/coreboot/src/vendorcode/intel/edk2/UDK2017/MdePkg/Include/IndustryStandard/
H A DPci22.h42 UINT8 CacheLineSize; member
H A DAcpi62.h2136 UINT32 CacheLineSize:16; member
/aosp_15_r20/external/coreboot/src/vendorcode/intel/edk2/edk2-stable202302/MdePkg/Include/IndustryStandard/
H A DPci22.h36 UINT8 CacheLineSize; member
H A DAcpi62.h2154 UINT32 CacheLineSize : 16; member
/aosp_15_r20/external/coreboot/src/vendorcode/amd/pi/00730F01/Proc/CPU/
H A DcpuLateInit.h919 UINT16 CacheLineSize; ///< Cache line size in bytes member

12