| /aosp_15_r20/external/coreboot/src/vendorcode/amd/pi/00670F00/Include/ |
| H A D | PlatformMemoryConfiguration.h | 306 #define MEMCLK_DIS_MAP(SocketID, ChannelID, Bit0Map, Bit1Map, Bit2Map, Bit3Map, Bit4Map, Bit5Map, B… argument
310 #define CKE_TRI_MAP(SocketID, ChannelID, Bit0Map, Bit1Map, Bit2Map, Bit3Map) \ argument
313 #define ODT_TRI_MAP(SocketID, ChannelID, Bit0Map, Bit1Map, Bit2Map, Bit3Map) \ argument
316 #define CS_TRI_MAP(SocketID, ChannelID, Bit0Map, Bit1Map, Bit2Map, Bit3Map, Bit4Map, Bit5Map, Bit6M… argument
319 #define NUMBER_OF_DIMMS_SUPPORTED(SocketID, ChannelID, NumberOfDimmSlotsPerChannel) \ argument
322 #define NUMBER_OF_SOLDERED_DOWN_DIMMS_SUPPORTED(SocketID, ChannelID, NumberOfSolderedDownDimmsPerCh… argument
325 #define NUMBER_OF_BYPASSED_DIMM_SLOTS(SocketID, ChannelID, NumberOfBypassedDimmSlots) \ argument
328 #define NUMBER_OF_CHIP_SELECTS_SUPPORTED(SocketID, ChannelID, NumberOfChipSelectsPerChannel) \ argument
334 #define OVERRIDE_DDR_BUS_SPEED(SocketID, ChannelID, TimingMode, BusSpeed) \ argument
341 #define WRITE_LEVELING_SEED(SocketID, ChannelID, DimmID, Byte0Seed, Byte1Seed, Byte2Seed, Byte3Seed… argument
[all …]
|
| /aosp_15_r20/external/coreboot/src/vendorcode/amd/pi/00730F01/Include/ |
| H A D | PlatformMemoryConfiguration.h | 290 #define MEMCLK_DIS_MAP(SocketID, ChannelID, Bit0Map, Bit1Map, Bit2Map, Bit3Map, Bit4Map, Bit5Map, B… argument
294 #define CKE_TRI_MAP(SocketID, ChannelID, Bit0Map, Bit1Map, Bit2Map, Bit3Map) \ argument
297 #define ODT_TRI_MAP(SocketID, ChannelID, Bit0Map, Bit1Map, Bit2Map, Bit3Map) \ argument
300 #define CS_TRI_MAP(SocketID, ChannelID, Bit0Map, Bit1Map, Bit2Map, Bit3Map, Bit4Map, Bit5Map, Bit6M… argument
303 #define NUMBER_OF_DIMMS_SUPPORTED(SocketID, ChannelID, NumberOfDimmSlotsPerChannel) \ argument
306 #define NUMBER_OF_SOLDERED_DOWN_DIMMS_SUPPORTED(SocketID, ChannelID, NumberOfSolderedDownDimmsPerCh… argument
309 #define NUMBER_OF_CHIP_SELECTS_SUPPORTED(SocketID, ChannelID, NumberOfChipSelectsPerChannel) \ argument
315 #define OVERRIDE_DDR_BUS_SPEED(SocketID, ChannelID, TimingMode, BusSpeed) \ argument
322 #define WRITE_LEVELING_SEED(SocketID, ChannelID, DimmID, Byte0Seed, Byte1Seed, Byte2Seed, Byte3Seed… argument
327 #define HW_RXEN_SEED(SocketID, ChannelID, DimmID, Byte0Seed, Byte1Seed, Byte2Seed, Byte3Seed, Byte4… argument
[all …]
|
| /aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/sapphirerapids_sp/ |
| H A D | defs_iio.h | 115 UINT8 ChannelID; member
|
| H A D | IioPcieConfigUpd.h | 71 …UINT8 ChannelID[MAX_IIO_PORTS_PER_SOCKET]; // 00 -- channel 0, 01 -- channel 1 //no se… member
|
| /aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/graniterapids/sp/ |
| H A D | IioPcieConfigUpd.h | 77 …UINT8 ChannelID[MAX_IIO_PORTS_PER_SOCKET]; // 00 -- channel 0, 01 -- channel 1 //no se… member
|
| /aosp_15_r20/external/coreboot/src/vendorcode/intel/fsp/fsp2_0/graniterapids/ap/ |
| H A D | IioPcieConfigUpd.h | 77 …UINT8 ChannelID[MAX_IIO_PORTS_PER_SOCKET]; // 00 -- channel 0, 01 -- channel 1 //no se… member
|
| /aosp_15_r20/external/boringssl/src/ssl/test/runner/ |
| H A D | common.go | 277 ChannelID *ecdsa.PublicKey // the channel ID for this connection member
574 ChannelID *ecdsa.PrivateKey member
|
| /aosp_15_r20/external/cronet/third_party/boringssl/src/ssl/test/runner/ |
| H A D | common.go | 274 ChannelID *ecdsa.PublicKey // the channel ID for this connection member
563 ChannelID *ecdsa.PrivateKey member
|
| /aosp_15_r20/external/coreboot/src/vendorcode/amd/pi/00730F01/ |
| H A D | AGESA.h | 1347 …OUT UINT8 ChannelID; ///< Physical channel ID of a socket(0 = CH A, 1 = CH B, 2 = CH C, … member
|
| /aosp_15_r20/external/coreboot/src/vendorcode/amd/pi/00670F00/ |
| H A D | AGESA.h | 1431 …OUT UINT8 ChannelID; ///< Physical channel ID of a socket(0 = CH A, 1 = CH B, 2 = CH C, … member
|