Home
last modified time | relevance | path

Searched defs:CountReg (Results 1 – 10 of 10) sorted by relevance

/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/
H A DHexagonHardwareLoops.cpp1251 Register CountReg = MRI->createVirtualRegister(&Hexagon::IntRegsRegClass); in convertToHardwareLoop() local
1264 Register CountReg = MRI->createVirtualRegister(&Hexagon::IntRegsRegClass); in convertToHardwareLoop() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/
H A DX86ExpandPseudo.cpp631 Register CountReg = VAStartPseudoInstr->getOperand(0).getReg(); in ExpandVastartSaveXmmRegs() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/
H A DHexagonHardwareLoops.cpp1248 Register CountReg = MRI->createVirtualRegister(&Hexagon::IntRegsRegClass); in convertToHardwareLoop() local
1261 Register CountReg = MRI->createVirtualRegister(&Hexagon::IntRegsRegClass); in convertToHardwareLoop() local
/aosp_15_r20/external/llvm/lib/Target/Hexagon/
H A DHexagonHardwareLoops.cpp1210 unsigned CountReg = MRI->createVirtualRegister(&Hexagon::IntRegsRegClass); in convertToHardwareLoop() local
1223 unsigned CountReg = MRI->createVirtualRegister(&Hexagon::IntRegsRegClass); in convertToHardwareLoop() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/
H A DMVETPAndVPTOptimisationsPass.cpp488 Register CountReg = FirstVCTP->getOperand(1).getReg(); in ConvertTailPredLoop() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/
H A DSILowerControlFlow.cpp750 Register CountReg = MRI->createVirtualRegister(&AMDGPU::SGPR_32RegClass); in lowerInitExec() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
H A DARMLowOverheadLoops.cpp269 unsigned CountReg = Start->getOperand(0).getReg(); in INITIALIZE_PASS() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/
H A DSIISelLowering.cpp3685 Register CountReg = MRI.createVirtualRegister(&AMDGPU::SGPR_32RegClass); in EmitInstrWithCustomInserter() local
/aosp_15_r20/external/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp23021 unsigned CountReg = MI.getOperand(0).getReg(); in EmitVAStartSaveXMMRegsWithCustomInserter() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/
H A DX86ISelLowering.cpp30609 Register CountReg = MI.getOperand(0).getReg(); in EmitVAStartSaveXMMRegsWithCustomInserter() local