| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | ScheduleDAGFast.cpp | 381 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
575 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in ListScheduleBottomUp() local
|
| H A D | ScheduleDAGRRList.cpp | 1223 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
1559 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in PickNodeToScheduleBottomUp() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | ScheduleDAGFast.cpp | 377 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
590 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in ListScheduleBottomUp() local
|
| H A D | ScheduleDAGRRList.cpp | 1226 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
1573 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in PickNodeToScheduleBottomUp() local
|
| /aosp_15_r20/external/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | ScheduleDAGFast.cpp | 388 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
583 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in ListScheduleBottomUp() local
|
| H A D | ScheduleDAGRRList.cpp | 1136 const TargetRegisterClass *DestRC, in InsertCopiesAndMoveSuccs()
1449 const TargetRegisterClass *DestRC = TRI->getCrossCopyRegClass(RC); in PickNodeToScheduleBottomUp() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXInstrInfo.cpp | 37 const TargetRegisterClass *DestRC = MRI.getRegClass(DestReg); in copyPhysReg() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXInstrInfo.cpp | 37 const TargetRegisterClass *DestRC = MRI.getRegClass(DestReg); in copyPhysReg() local
|
| /aosp_15_r20/external/llvm/lib/Target/NVPTX/ |
| H A D | NVPTXInstrInfo.cpp | 38 const TargetRegisterClass *DestRC = MRI.getRegClass(DestReg); in copyPhysReg() local
|
| /aosp_15_r20/external/llvm/lib/Target/AMDGPU/ |
| H A D | SIFoldOperands.cpp | 238 const TargetRegisterClass *DestRC in foldOperand() local
|
| H A D | SIInstrInfo.cpp | 2718 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitUnaryOp() local
2779 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitBinaryOp() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
| H A D | SIFixSGPRCopies.cpp | 657 const TargetRegisterClass *DestRC = in runOnMachineFunction() local
|
| H A D | SIFoldOperands.cpp | 657 const TargetRegisterClass *DestRC = TRI->getRegClassForReg(*MRI, DestReg); in foldOperand() local
|
| H A D | SIInstrInfo.cpp | 6856 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitUnaryOp() local
7002 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitBinaryOp() local
7046 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitXnor() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| H A D | SIFoldOperands.cpp | 643 const TargetRegisterClass *DestRC = MRI->getRegClass(DestReg); in foldOperand() local
|
| H A D | SIInstrInfo.cpp | 5317 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitUnaryOp() local
5455 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitBinaryOp() local
5498 const TargetRegisterClass *DestRC = MRI.getRegClass(Dest.getReg()); in splitScalar64BitXnor() local
|