Home
last modified time | relevance | path

Searched defs:GPI_INT_STS_0 (Results 1 – 14 of 14) sorted by relevance

/aosp_15_r20/external/coreboot/src/soc/intel/skylake/include/soc/
H A Dgpio_defs.h213 #define GPI_INT_STS_0 0x100 macro
/aosp_15_r20/external/coreboot/src/soc/intel/cannonlake/include/soc/
H A Dgpio_defs.h232 #define GPI_INT_STS_0 0x100 macro
H A Dgpio_defs_cnp_h.h306 #define GPI_INT_STS_0 0x100 macro
/aosp_15_r20/external/coreboot/src/soc/intel/meteorlake/include/soc/
H A Dgpio_defs.h255 #define GPI_INT_STS_0 0x200 macro
/aosp_15_r20/external/coreboot/src/soc/intel/jasperlake/include/soc/
H A Dgpio_defs.h250 #define GPI_INT_STS_0 0x100 macro
/aosp_15_r20/external/coreboot/src/soc/intel/tigerlake/include/soc/
H A Dgpio_defs.h288 #define GPI_INT_STS_0 0x100 macro
H A Dgpio_defs_pch_h.h306 #define GPI_INT_STS_0 0x100 macro
/aosp_15_r20/external/coreboot/src/soc/intel/alderlake/include/soc/
H A Dgpio_defs_pch_s.h321 #define GPI_INT_STS_0 0x200 macro
H A Dgpio_defs.h342 #define GPI_INT_STS_0 0x100 macro
/aosp_15_r20/external/coreboot/src/soc/intel/xeon_sp/ebg/include/soc/
H A Dgpio_soc_defs.h375 #define GPI_INT_STS_0 0x200 macro
/aosp_15_r20/external/coreboot/src/soc/intel/elkhartlake/include/soc/
H A Dgpio_defs.h326 #define GPI_INT_STS_0 0x100 macro
/aosp_15_r20/external/coreboot/src/soc/intel/apollolake/include/soc/
H A Dgpio_apl.h38 #define GPI_INT_STS_0 0x100 macro
H A Dgpio_glk.h271 #define GPI_INT_STS_0 0x100 macro
/aosp_15_r20/external/coreboot/src/soc/intel/xeon_sp/lbg/include/soc/
H A Dgpio_soc_defs.h659 #define GPI_INT_STS_0 0x100 macro