/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARC/ |
H A D | ARCOptAddrMode.cpp | 395 bool IsStore = Ldst->mayStore(); in canHoistLoadStoreTo() local 423 bool IsStore = Ldst->mayStore(); in canSinkLoadStoreTo() local 444 bool IsStore = Ldst.mayStore(); in changeToAddrMode() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsNaClELFStreamer.cpp | 158 bool IsStore = false; in EmitInstruction() local 211 bool *IsStore) { in isBasePlusOffsetMemoryAccess()
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsNaClELFStreamer.cpp | 158 bool IsStore = false; in emitInstruction() local 211 bool *IsStore) { in isBasePlusOffsetMemoryAccess()
|
/aosp_15_r20/external/llvm/lib/Target/Mips/MCTargetDesc/ |
H A D | MipsNaClELFStreamer.cpp | 150 bool IsStore; in EmitInstruction() local 203 bool *IsStore) { in isBasePlusOffsetMemoryAccess()
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARC/ |
H A D | ARCOptAddrMode.cpp | 406 bool IsStore = Ldst->mayStore(); in canHoistLoadStoreTo() local 455 bool IsStore = Ldst.mayStore(); in changeToAddrMode() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 559 bool IsStore = MI->mayStore(); in spillVGPRtoAGPR() local 582 bool IsStore = MI->mayStore(); in buildMUBUFOffsetLoadStore() local 631 bool IsStore = Desc.mayStore(); in buildSpillLoadStore() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 1203 bool IsStore = MI->mayStore(); in spillVGPRtoAGPR() local 1240 bool IsStore = MI->mayStore(); in buildMUBUFOffsetLoadStore() local 1272 bool IsStore = TII->get(LoadStoreOp).mayStore(); in getFlatScratchSpillOpcode() local 1319 bool IsStore = Desc->mayStore(); in buildSpillLoadStore() local
|
/aosp_15_r20/external/llvm/lib/Transforms/Instrumentation/ |
H A D | EfficiencySanitizer.cpp | 650 bool IsStore; in instrumentLoadOrStore() local 828 const DataLayout &DL, bool IsStore, in instrumentFastpath()
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/M68k/ |
H A D | M68kCollapseMOVEMPass.cpp | 204 bool IsStore = false) { in ProcessMI()
|
/aosp_15_r20/external/llvm/lib/CodeGen/ |
H A D | AtomicExpandPass.cpp | 227 bool IsStore, IsLoad; in runOnFunction() local 324 bool IsStore, bool IsLoad) { in bracketInstWithFences()
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/PowerPC/GISel/ |
H A D | PPCInstructionSelector.cpp | 147 const bool IsStore = GenericOpc == TargetOpcode::G_STORE; in selectLoadStoreOp() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
H A D | PPCVSXSwapRemoval.cpp | 75 unsigned int IsStore : 1; member
|
/aosp_15_r20/external/llvm/lib/Target/PowerPC/ |
H A D | PPCVSXSwapRemoval.cpp | 79 unsigned int IsStore : 1; member
|
/aosp_15_r20/external/perfetto/src/trace_processor/importers/perf/ |
H A D | spe.h | 355 bool IsStore() const { return IsBitSet<0>(payload_); } function
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/PowerPC/ |
H A D | PPCVSXSwapRemoval.cpp | 75 unsigned int IsStore : 1; member
|
/aosp_15_r20/external/vixl/src/aarch64/ |
H A D | instructions-aarch64.cc | 516 bool Instruction::IsStore() const { in IsStore() function in vixl::aarch64::Instruction
|
/aosp_15_r20/external/llvm/lib/Target/ARM/ |
H A D | Thumb2SizeReduction.cpp | 436 bool IsStore = Entry.WideOpc == ARM::t2STR_POST; in ReduceLoadStore() local
|
/aosp_15_r20/external/llvm/lib/Target/AMDGPU/ |
H A D | SIRegisterInfo.cpp | 426 bool IsStore = MI->mayStore(); in buildScratchLoadStore() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
H A D | Thumb2SizeReduction.cpp | 464 bool IsStore = Entry.WideOpc == ARM::t2STR_POST; in ReduceLoadStore() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
H A D | Thumb2SizeReduction.cpp | 466 bool IsStore = Entry.WideOpc == ARM::t2STR_POST; in ReduceLoadStore() local
|
/aosp_15_r20/external/llvm/lib/Target/X86/ |
H A D | X86MCInstLower.cpp | 308 bool IsStore = Inst.getOperand(0).isReg() && Inst.getOperand(1).isReg(); in SimplifyShortMoveForm() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/ |
H A D | HexagonExpandCondsets.cpp | 844 bool IsLoad = TheI.mayLoad(), IsStore = TheI.mayStore(); in canMoveMemTo() local
|
/aosp_15_r20/external/llvm/include/llvm/Target/ |
H A D | TargetLowering.h | 1199 AtomicOrdering Ord, bool IsStore, in emitLeadingFence() 1208 AtomicOrdering Ord, bool IsStore, in emitTrailingFence()
|
/aosp_15_r20/external/llvm/lib/Target/Hexagon/ |
H A D | HexagonExpandCondsets.cpp | 821 bool IsLoad = TheI.mayLoad(), IsStore = TheI.mayStore(); in canMoveMemTo() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/ |
H A D | HexagonExpandCondsets.cpp | 822 bool IsLoad = TheI.mayLoad(), IsStore = TheI.mayStore(); in canMoveMemTo() local
|