/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
H A D | X86FixupLEAs.cpp | 577 unsigned NewOpc = getADDrrFromLEA(MI.getOpcode()); in processInstrForSlow3OpLEA() local 615 unsigned NewOpc = in processInstrForSlow3OpLEA() local 621 unsigned NewOpc = getADDriFromLEA(MI.getOpcode(), Offset); in processInstrForSlow3OpLEA() local 648 unsigned NewOpc = getADDrrFromLEA(MI.getOpcode()); in processInstrForSlow3OpLEA() local 670 unsigned NewOpc = getADDrrFromLEA(MI.getOpcode()); in processInstrForSlow3OpLEA() local
|
H A D | X86MCInstLower.cpp | 502 unsigned NewOpc; in Lower() local 527 unsigned NewOpc; in Lower() local 570 unsigned NewOpc; in Lower() local 642 unsigned NewOpc; in Lower() local 806 unsigned NewOpc; in Lower() local 831 unsigned NewOpc; in Lower() local
|
H A D | X86ISelDAGToDAG.cpp | 830 unsigned NewOpc; in PreprocessISelDAG() local 863 unsigned NewOpc; in PreprocessISelDAG() local 886 unsigned NewOpc = N->getOpcode() == ISD::ANY_EXTEND in PreprocessISelDAG() local 1260 unsigned NewOpc; in PostprocessISelDAG() local 1301 unsigned NewOpc; in PostprocessISelDAG() local 3076 unsigned NewOpc = SelectOpcode(X86::NEG64m, X86::NEG32m, X86::NEG16m, in foldLoadStoreIntoMemOperand() local 3091 unsigned NewOpc = in foldLoadStoreIntoMemOperand() local 3181 unsigned NewOpc = SelectRegOpcode(Opc); in foldLoadStoreIntoMemOperand() local 3586 unsigned NewOpc = NVT == MVT::i64 ? X86::MOV32ri64 : X86::MOV32ri; in matchBEXTRFromAndImm() local 3602 unsigned NewOpc = NVT == MVT::i64 ? X86::MOV32ri64 : X86::MOV32ri; in matchBEXTRFromAndImm() local [all …]
|
H A D | X86EvexToVex.cpp | 147 static bool performCustomAdjustments(MachineInstr &MI, unsigned NewOpc) { in performCustomAdjustments() 259 unsigned NewOpc = I->VexOpcode; in CompressEvexToVexImpl() local
|
H A D | X86InstructionSelector.cpp | 529 unsigned NewOpc = getLoadStoreOp(Ty, RB, Opc, MemOp.getAlignment()); in selectLoadStoreOp() local 571 unsigned NewOpc = getLeaOP(Ty, STI); in selectFrameIndexOrGep() local 622 unsigned NewOpc = getLeaOP(Ty, STI); in selectGlobalValue() local 654 unsigned NewOpc; in selectConstant() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/ |
H A D | X86FixupLEAs.cpp | 795 unsigned NewOpc = getADDrrFromLEA(MI.getOpcode()); in processInstrForSlow3OpLEA() local 833 unsigned NewOpc = in processInstrForSlow3OpLEA() local 839 unsigned NewOpc = getADDriFromLEA(MI.getOpcode(), Offset); in processInstrForSlow3OpLEA() local 867 unsigned NewOpc = getADDrrFromLEA(MI.getOpcode()); in processInstrForSlow3OpLEA() local 890 unsigned NewOpc = getADDrrFromLEA(MI.getOpcode()); in processInstrForSlow3OpLEA() local
|
H A D | X86MCInstLower.cpp | 523 unsigned NewOpc; in Lower() local 555 unsigned NewOpc; in Lower() local 580 unsigned NewOpc; in Lower() local 623 unsigned NewOpc; in Lower() local 695 unsigned NewOpc; in Lower() local 859 unsigned NewOpc; in Lower() local 884 unsigned NewOpc; in Lower() local
|
H A D | X86EvexToVex.cpp | 150 static bool performCustomAdjustments(MachineInstr &MI, unsigned NewOpc, in performCustomAdjustments() 261 unsigned NewOpc = I->VexOpcode; in CompressEvexToVexImpl() local
|
H A D | X86InstructionSelector.cpp | 568 unsigned NewOpc = getLoadStoreOp(Ty, RB, Opc, MemOp.getAlign()); in selectLoadStoreOp() local 610 unsigned NewOpc = getLeaOP(Ty, STI); in selectFrameIndexOrGep() local 661 unsigned NewOpc = getLeaOP(Ty, STI); in selectGlobalValue() local 693 unsigned NewOpc; in selectConstant() local
|
H A D | X86ISelDAGToDAG.cpp | 1062 unsigned NewOpc; in PreprocessISelDAG() local 1095 unsigned NewOpc; in PreprocessISelDAG() local 1117 unsigned NewOpc; in PreprocessISelDAG() local 1512 unsigned NewOpc; in PostprocessISelDAG() local 1556 unsigned NewOpc; in PostprocessISelDAG() local 3310 unsigned NewOpc = SelectOpcode(X86::NEG64m, X86::NEG32m, X86::NEG16m, in foldLoadStoreIntoMemOperand() local 3325 unsigned NewOpc = in foldLoadStoreIntoMemOperand() local 3415 unsigned NewOpc = SelectRegOpcode(Opc); in foldLoadStoreIntoMemOperand() local 3863 unsigned NewOpc = NVT == MVT::i64 ? X86::MOV32ri64 : X86::MOV32ri; in matchBEXTRFromAndImm() local 3879 unsigned NewOpc = NVT == MVT::i64 ? X86::MOV32ri64 : X86::MOV32ri; in matchBEXTRFromAndImm() local [all …]
|
/aosp_15_r20/external/llvm/lib/Target/ARM/ |
H A D | ARMLoadStoreOptimizer.cpp | 1261 unsigned NewOpc = getUpdatingLSMultipleOpcode(Opcode, Mode); in MergeBaseUpdateLSMultiple() local 1361 unsigned NewOpc; in MergeBaseUpdateLoadStore() local 1457 unsigned NewOpc; in MergeBaseUpdateLSDouble() local 1551 bool isDef, const DebugLoc &DL, unsigned NewOpc, in InsertLDR_STR() 1616 unsigned NewOpc = (isLd) in FixInvalidRegPairOp() local 1638 unsigned NewOpc = (isLd) in FixInvalidRegPairOp() local 1875 unsigned NewOpc = (isThumb2 ? ARM::t2LDMIA_RET : ARM::LDMIA_RET); in MergeReturnIntoLDM() local 2056 DebugLoc &dl, unsigned &NewOpc, in CanFormLdStDWord() 2221 unsigned NewOpc = 0; in RescheduleOps() local
|
H A D | ARMExpandPseudoInsts.cpp | 1097 unsigned NewOpc = AFI->isThumbFunction() ? ARM::t2MOVi16 : ARM::MOVi16; in ExpandMI() local 1136 unsigned NewOpc; in ExpandMI() local 1380 unsigned NewOpc = ARM::VLDMDIA; in ExpandMI() local 1411 unsigned NewOpc = ARM::VSTMDIA; in ExpandMI() local
|
H A D | Thumb2InstrInfo.cpp | 504 unsigned NewOpc = isSub ? ARM::t2SUBri12 : ARM::t2ADDri12; in rewriteT2FrameIndex() local 538 unsigned NewOpc = Opcode; in rewriteT2FrameIndex() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
H A D | ARMLoadStoreOptimizer.cpp | 1323 unsigned NewOpc = getUpdatingLSMultipleOpcode(Opcode, Mode); in MergeBaseUpdateLSMultiple() local 1423 unsigned NewOpc; in MergeBaseUpdateLoadStore() local 1535 unsigned NewOpc; in MergeBaseUpdateLSDouble() local 1629 bool isDef, unsigned NewOpc, unsigned Reg, in InsertLDR_STR() 1701 unsigned NewOpc = (isLd) in FixInvalidRegPairOp() local 1725 unsigned NewOpc = (isLd) in FixInvalidRegPairOp() local 1953 unsigned NewOpc = (isThumb2 ? ARM::t2LDMIA_RET : ARM::LDMIA_RET); in MergeReturnIntoLDM() local 2148 DebugLoc &dl, unsigned &NewOpc, in CanFormLdStDWord() 2320 unsigned NewOpc = 0; in RescheduleOps() local
|
H A D | ARMExpandPseudoInsts.cpp | 1273 unsigned NewOpc = AFI->isThumbFunction() ? ARM::t2MOVi16 : ARM::MOVi16; in ExpandMI() local 1315 unsigned NewOpc; in ExpandMI() local 1588 unsigned NewOpc = ARM::VLDMDIA; in ExpandMI() local 1619 unsigned NewOpc = ARM::VSTMDIA; in ExpandMI() local
|
H A D | Thumb2InstrInfo.cpp | 531 unsigned NewOpc = isSub ? IsSP ? ARM::t2SUBspImm12 : ARM::t2SUBri12 in rewriteT2FrameIndex() local 564 unsigned NewOpc = Opcode; in rewriteT2FrameIndex() local
|
H A D | ARMConstantIslandPass.cpp | 1773 unsigned NewOpc = 0; in optimizeThumb2Instructions() local 1824 unsigned NewOpc = 0; in optimizeThumb2Branches() local 1858 unsigned NewOpc = 0; in optimizeThumb2Branches() member 1872 unsigned NewOpc = 0; in optimizeThumb2Branches() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
H A D | ARMExpandPseudoInsts.cpp | 894 unsigned NewOpc = in ExpandMQQPRLoadStore() local 2057 unsigned NewOpc = Opcode == ARM::VBSPd ? ARM::VBITd : ARM::VBITq; in ExpandMI() local 2067 unsigned NewOpc = Opcode == ARM::VBSPd ? ARM::VBIFd : ARM::VBIFq; in ExpandMI() local 2077 unsigned NewOpc = Opcode == ARM::VBSPd ? ARM::VBSLd : ARM::VBSLq; in ExpandMI() local 2348 unsigned NewOpc = AFI->isThumbFunction() ? ARM::t2MOVi16 : ARM::MOVi16; in ExpandMI() local 2390 unsigned NewOpc; in ExpandMI() local 2671 unsigned NewOpc = ARM::VLDMDIA; in ExpandMI() local 2702 unsigned NewOpc = ARM::VSTMDIA; in ExpandMI() local
|
H A D | ARMLoadStoreOptimizer.cpp | 1348 unsigned NewOpc = getUpdatingLSMultipleOpcode(Opcode, Mode); in MergeBaseUpdateLSMultiple() local 1500 unsigned NewOpc; in MergeBaseUpdateLoadStore() local 1637 unsigned NewOpc; in MergeBaseUpdateLSDouble() local 1734 bool isDef, unsigned NewOpc, unsigned Reg, in InsertLDR_STR() 1806 unsigned NewOpc = (isLd) in FixInvalidRegPairOp() local 1830 unsigned NewOpc = (isLd) in FixInvalidRegPairOp() local 2058 unsigned NewOpc = (isThumb2 ? ARM::t2LDMIA_RET : ARM::LDMIA_RET); in MergeReturnIntoLDM() local 2257 MachineInstr *Op0, MachineInstr *Op1, DebugLoc &dl, unsigned &NewOpc, in CanFormLdStDWord() 2424 unsigned NewOpc = 0; in RescheduleOps() local
|
H A D | Thumb2InstrInfo.cpp | 592 unsigned NewOpc = isSub ? IsSP ? ARM::t2SUBspImm12 : ARM::t2SUBri12 in rewriteT2FrameIndex() local 625 unsigned NewOpc = Opcode; in rewriteT2FrameIndex() local
|
H A D | ARMConstantIslandPass.cpp | 1831 unsigned NewOpc = 0; in optimizeThumb2Instructions() local 1882 unsigned NewOpc = 0; in optimizeThumb2Branches() local 1916 unsigned NewOpc = 0; in optimizeThumb2Branches() member 1930 unsigned NewOpc = 0; in optimizeThumb2Branches() local
|
/aosp_15_r20/external/capstone/arch/X86/ |
H A D | X86Disassembler.c | 204 unsigned NewOpc = 0; in translateImmediate() local 243 unsigned NewOpc = 0; in translateImmediate() local 279 unsigned NewOpc = 0; in translateImmediate() local
|
/aosp_15_r20/external/llvm/lib/Target/X86/Disassembler/ |
H A D | X86Disassembler.cpp | 418 unsigned NewOpc; in translateImmediate() local 452 unsigned NewOpc; in translateImmediate() local 483 unsigned NewOpc; in translateImmediate() local
|
/aosp_15_r20/external/llvm/lib/Target/X86/ |
H A D | X86MCInstLower.cpp | 427 unsigned NewOpc; in Lower() local 452 unsigned NewOpc; in Lower() local 615 unsigned NewOpc; in Lower() local 640 unsigned NewOpc; in Lower() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
H A D | SIInstrInfo.cpp | 1051 int NewOpc; in commuteOpcode() local 3060 unsigned NewOpc = isVGPRCopy ? AMDGPU::V_MOV_B32_e32 : AMDGPU::S_MOV_B32; in FoldImmediate() local 3130 unsigned NewOpc = in FoldImmediate() local 3210 unsigned NewOpc = in FoldImmediate() local 3400 unsigned NewOpc = AMDGPU::mapWMMA2AddrTo3AddrOpcode(MI.getOpcode()); in convertToThreeAddress() local 3503 unsigned NewOpc = in convertToThreeAddress() local 3521 unsigned NewOpc = in convertToThreeAddress() local 3569 unsigned NewOpc = IsFMA ? IsF16 ? AMDGPU::V_FMA_F16_gfx9_e64 in convertToThreeAddress() local 5454 int NewOpc = AMDGPU::getGlobalVaddrOp(Opc); in moveFlatAddrToVGPR() local 6588 unsigned NewOpc = Opc == AMDGPU::S_ADD_I32 ? in moveScalarAddSub() local [all …]
|