/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/ |
H A D | X86FastISel.cpp | 1735 Register OpReg = getRegForValue(TI->getOperand(0)); in X86SelectBranch() local 1770 Register OpReg = getRegForValue(BI->getCondition()); in X86SelectBranch() local 1792 unsigned CReg = 0, OpReg = 0; in X86SelectShift() local 2363 Register OpReg = getRegForValue(Opnd); in X86SelectSelect() local 2408 Register OpReg = getRegForValue(I->getOperand(0)); in X86SelectIntToFP() local 2462 Register OpReg = getRegForValue(I->getOperand(0)); in X86SelectFPExtOrFPTrunc() local
|
H A D | X86SpeculativeLoadHardening.cpp | 1660 Register OpReg = Op->getReg(); in hardenLoadAddr() local
|
/aosp_15_r20/external/llvm/lib/Target/X86/ |
H A D | X86FastISel.cpp | 1654 unsigned OpReg = getRegForValue(TI->getOperand(0)); in X86SelectBranch() local 1690 unsigned OpReg = getRegForValue(BI->getCondition()); in X86SelectBranch() local 1702 unsigned CReg = 0, OpReg = 0; in X86SelectShift() local 2240 unsigned OpReg = getRegForValue(Opnd); in X86SelectSelect() local 2281 unsigned OpReg = getRegForValue(I->getOperand(0)); in X86SelectSIToFP() local 2316 unsigned OpReg = getRegForValue(I->getOperand(0)); in X86SelectFPExtOrFPTrunc() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
H A D | X86FastISel.cpp | 1723 unsigned OpReg = getRegForValue(TI->getOperand(0)); in X86SelectBranch() local 1758 unsigned OpReg = getRegForValue(BI->getCondition()); in X86SelectBranch() local 1781 unsigned CReg = 0, OpReg = 0; in X86SelectShift() local 2376 unsigned OpReg = getRegForValue(Opnd); in X86SelectSelect() local 2422 unsigned OpReg = getRegForValue(I->getOperand(0)); in X86SelectIntToFP() local 2477 unsigned OpReg = getRegForValue(I->getOperand(0)); in X86SelectFPExtOrFPTrunc() local
|
H A D | X86SpeculativeLoadHardening.cpp | 2034 Register OpReg = Op->getReg(); in hardenLoadAddr() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/MCA/ |
H A D | AMDGPUCustomBehaviour.cpp | 188 const MCAOperand *OpReg = Inst.getOperand(0); in computeWaitCnt() local
|
/aosp_15_r20/external/swiftshader/third_party/subzero/src/ |
H A D | IceAssemblerMIPS32.cpp | 163 IValueT encodeRegister(const Operand *OpReg, RegSetWanted WantedRegSet, in encodeRegister() 172 IValueT encodeGPRegister(const Operand *OpReg, const char *RegName, in encodeGPRegister() 177 IValueT encodeFPRegister(const Operand *OpReg, const char *RegName, in encodeFPRegister()
|
H A D | IceAssemblerARM32.cpp | 540 IValueT encodeRegister(const Operand *OpReg, RegSetWanted WantedRegSet, in encodeRegister() 549 IValueT encodeGPRegister(const Operand *OpReg, const char *RegName, in encodeGPRegister() 554 IValueT encodeSRegister(const Operand *OpReg, const char *RegName, in encodeSRegister() 559 IValueT encodeDRegister(const Operand *OpReg, const char *RegName, in encodeDRegister() 564 IValueT encodeQRegister(const Operand *OpReg, const char *RegName, in encodeQRegister()
|
/aosp_15_r20/external/llvm/lib/Target/X86/InstPrinter/ |
H A D | X86InstComments.cpp | 176 unsigned OpReg = MI->getOperand(OperandIndex).getReg(); in getRegOperandVectorVT() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/MCTargetDesc/ |
H A D | X86InstComments.cpp | 217 unsigned OpReg = MI->getOperand(OperandIndex).getReg(); in getRegOperandNumElts() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
H A D | A15SDOptimizer.cpp | 297 Register OpReg = MO.getReg(); in optimizeSDPattern() local
|
H A D | ARMInstructionSelector.cpp | 1043 Register OpReg = I.getOperand(2).getReg(); in select() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/MCTargetDesc/ |
H A D | X86InstComments.cpp | 251 unsigned OpReg = MI->getOperand(OperandIndex).getReg(); in getRegOperandNumElts() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
H A D | A15SDOptimizer.cpp | 298 Register OpReg = MI->getOperand(I).getReg(); in optimizeSDPattern() local
|
H A D | ARMInstructionSelector.cpp | 1045 Register OpReg = I.getOperand(2).getReg(); in select() local
|
/aosp_15_r20/external/llvm/lib/Target/ARM/ |
H A D | A15SDOptimizer.cpp | 306 unsigned OpReg = MI->getOperand(I).getReg(); in optimizeSDPattern() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Mips/AsmParser/ |
H A D | MipsAsmParser.cpp | 4532 unsigned OpReg = Inst.getOperand(2).getReg(); in expandSge() local 4669 unsigned OpReg = Inst.getOperand(2).getReg(); in expandSle() local 5360 unsigned OpReg = Inst.getOperand(2).getReg(); in expandSeq() local 5441 unsigned OpReg = Inst.getOperand(2).getReg(); in expandSne() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
H A D | AMDGPURegisterBankInfo.cpp | 865 Register OpReg = Op.getReg(); in executeInWaterfallLoop() local 3399 Register OpReg = MI.getOperand(I).getReg(); in getImageMapping() local
|
H A D | AMDGPUInstructionSelector.cpp | 2540 Register OpReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_FNEG() local 2577 Register OpReg = MRI->createVirtualRegister(&AMDGPU::SReg_32RegClass); in selectG_FABS() local
|
/aosp_15_r20/external/llvm/lib/CodeGen/ |
H A D | MachineInstr.cpp | 2013 unsigned OpReg = MO.getReg(); in clearRegisterKills() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
H A D | LegalizerHelper.cpp | 3515 Register OpReg = MI.getOperand(0).getReg(); in narrowScalarExtract() local 3582 Register OpReg = MI.getOperand(2).getReg(); in narrowScalarInsert() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/SelectionDAG/ |
H A D | FastISel.cpp | 1602 Register OpReg = getRegForValue(In); in selectFNeg() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
H A D | FastISel.cpp | 1711 unsigned OpReg = getRegForValue(In); in selectFNeg() local
|
/aosp_15_r20/external/llvm/lib/CodeGen/SelectionDAG/ |
H A D | FastISel.cpp | 1478 unsigned OpReg = getRegForValue(BinaryOperator::getFNegArgument(I)); in selectFNeg() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
H A D | MachineInstr.cpp | 1858 Register OpReg = MO.getReg(); in clearRegisterKills() local
|