Home
last modified time | relevance | path

Searched defs:PredReg (Results 1 – 25 of 59) sorted by relevance

123

/aosp_15_r20/external/llvm/lib/Target/ARM/
H A DARMLoadStoreOptimizer.cpp460 unsigned PredReg) { in UpdateBaseRegUses()
596 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
793 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
860 unsigned PredReg = 0; in MergeOpsUpdate() local
1127 ARMCC::CondCodes Pred, unsigned PredReg) { in isIncrementOrDecrement()
1157 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecBefore()
1177 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecAfter()
1211 unsigned PredReg = 0; in MergeBaseUpdateLSMultiple() local
1353 unsigned PredReg = 0; in MergeBaseUpdateLoadStore() local
1450 unsigned PredReg; in MergeBaseUpdateLSDouble() local
[all …]
H A DThumb2InstrInfo.cpp60 unsigned PredReg = 0; in ReplaceTailWithBranchTo() local
108 unsigned PredReg = 0; in isLegalToSplitMBBAt() local
225 ARMCC::CondCodes Pred, unsigned PredReg, in emitT2RegPlusImmediate()
468 unsigned PredReg; in rewriteT2FrameIndex() local
638 unsigned &PredReg) { in getITInstrPredicate()
H A DThumb2SizeReduction.cpp441 unsigned PredReg = MI->getOperand(5).getReg(); in ReduceLoadStore() local
647 unsigned PredReg = 0; in ReduceSpecial() local
752 unsigned PredReg = 0; in ReduceTo2Addr() local
848 unsigned PredReg = 0; in ReduceToNarrow() local
H A DThumbRegisterInfo.cpp66 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb1LoadConstPool()
86 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb2LoadConstPool()
106 ARMCC::CondCodes Pred, unsigned PredReg, unsigned MIFlags) const { in emitLoadConstPool()
H A DARMFrameLowering.cpp126 ARMCC::CondCodes Pred = ARMCC::AL, unsigned PredReg = 0) { in emitRegPlusImmediate()
140 unsigned PredReg = 0) { in emitSPUpdate()
1772 unsigned PredReg = Old.getOperand(2).getReg(); in eliminateCallFramePseudoInstr() local
1777 unsigned PredReg = Old.getOperand(3).getReg(); in eliminateCallFramePseudoInstr() local
H A DARMBaseRegisterInfo.cpp414 ARMCC::CondCodes Pred, unsigned PredReg, unsigned MIFlags) const { in emitLoadConstPool()
764 unsigned PredReg = (PIdx == -1) ? 0 : MI.getOperand(PIdx+1).getReg(); in eliminateFrameIndex() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/
H A DARMLoadStoreOptimizer.cpp486 unsigned PredReg) { in UpdateBaseRegUses()
626 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
833 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
903 unsigned PredReg = 0; in MergeOpsUpdate() local
1187 ARMCC::CondCodes Pred, unsigned PredReg) { in isIncrementOrDecrement()
1219 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecBefore()
1239 ARMCC::CondCodes Pred, unsigned PredReg, int &Offset) { in findIncDecAfter()
1273 unsigned PredReg = 0; in MergeBaseUpdateLSMultiple() local
1415 unsigned PredReg = 0; in MergeBaseUpdateLoadStore() local
1528 unsigned PredReg; in MergeBaseUpdateLSDouble() local
[all …]
H A DThumb2InstrInfo.cpp69 unsigned PredReg = 0; in ReplaceTailWithBranchTo() local
117 unsigned PredReg = 0; in isLegalToSplitMBBAt() local
234 ARMCC::CondCodes Pred, unsigned PredReg, in emitT2RegPlusImmediate()
494 unsigned PredReg; in rewriteT2FrameIndex() local
709 unsigned &PredReg) { in getITInstrPredicate()
730 unsigned &PredReg) { in getVPTInstrPredicate()
H A DThumb2SizeReduction.cpp471 Register PredReg = MI->getOperand(5).getReg(); in ReduceLoadStore() local
679 unsigned PredReg = 0; in ReduceSpecial() local
721 unsigned PredReg = 0; in ReduceSpecial() local
792 unsigned PredReg = 0; in ReduceTo2Addr() local
885 unsigned PredReg = 0; in ReduceToNarrow() local
H A DThumbRegisterInfo.cpp65 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb1LoadConstPool()
85 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb2LoadConstPool()
106 ARMCC::CondCodes Pred, unsigned PredReg, unsigned MIFlags) const { in emitLoadConstPool()
H A DARMConstantIslandPass.cpp1368 PredReg = 0; in createNewWater() local
1413 unsigned PredReg = 0; in createNewWater() local
1437 unsigned PredReg; in createNewWater() local
1871 unsigned PredReg = 0; in optimizeThumb2Branches() local
H A DARMBaseRegisterInfo.cpp461 ARMCC::CondCodes Pred, unsigned PredReg, unsigned MIFlags) const { in emitLoadConstPool()
811 Register PredReg = (PIdx == -1) ? Register() : MI.getOperand(PIdx+1).getReg(); in eliminateFrameIndex() local
H A DARMFrameLowering.cpp170 ARMCC::CondCodes Pred = ARMCC::AL, unsigned PredReg = 0) { in emitRegPlusImmediate()
184 unsigned PredReg = 0) { in emitSPUpdate()
2174 unsigned PredReg = TII.getFramePred(Old); in eliminateCallFramePseudoInstr() local
H A DMVEVPTBlockPass.cpp103 unsigned PredReg = 0; in InsertVPTBlocks() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/
H A DARMLoadStoreOptimizer.cpp490 unsigned PredReg) { in UpdateBaseRegUses()
630 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreMulti()
837 ARMCC::CondCodes Pred, unsigned PredReg, const DebugLoc &DL, in CreateLoadStoreDouble()
907 Register PredReg; in MergeOpsUpdate() local
1191 ARMCC::CondCodes Pred, Register PredReg) { in isIncrementOrDecrement()
1223 ARMCC::CondCodes Pred, Register PredReg, int &Offset) { in findIncDecBefore()
1243 ARMCC::CondCodes Pred, Register PredReg, int &Offset, in findIncDecAfter()
1296 Register PredReg; in MergeBaseUpdateLSMultiple() local
1492 Register PredReg; in MergeBaseUpdateLoadStore() local
1630 Register PredReg; in MergeBaseUpdateLSDouble() local
[all …]
H A DThumb2InstrInfo.cpp73 Register PredReg; in ReplaceTailWithBranchTo() local
121 Register PredReg; in isLegalToSplitMBBAt() local
295 ARMCC::CondCodes Pred, Register PredReg, in emitT2RegPlusImmediate()
555 Register PredReg; in rewriteT2FrameIndex() local
769 Register &PredReg) { in getITInstrPredicate()
787 Register &PredReg) { in getVPTInstrPredicate()
H A DThumb2SizeReduction.cpp469 Register PredReg = MI->getOperand(5).getReg(); in ReduceLoadStore() local
687 Register PredReg; in ReduceSpecial() local
729 Register PredReg; in ReduceSpecial() local
800 Register PredReg; in ReduceTo2Addr() local
892 Register PredReg; in ReduceToNarrow() local
H A DThumbRegisterInfo.cpp65 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb1LoadConstPool()
85 ARMCC::CondCodes Pred, unsigned PredReg, in emitThumb2LoadConstPool()
106 ARMCC::CondCodes Pred, Register PredReg, unsigned MIFlags) const { in emitLoadConstPool()
H A DMVEVPTBlockPass.cpp106 Register PredReg; in StepOverPredicatedInstrs() local
251 Register PredReg; in InsertVPTBlocks() local
H A DARMConstantIslandPass.cpp1456 Register PredReg; in createNewWater() local
1502 Register PredReg; in createNewWater() local
1526 Register PredReg; in createNewWater() local
1929 Register PredReg; in optimizeThumb2Branches() local
H A DThumb2InstrInfo.h86 Register PredReg; in getVPTInstrPredicate() local
H A DARMBaseRegisterInfo.cpp499 ARMCC::CondCodes Pred, Register PredReg, unsigned MIFlags) const { in emitLoadConstPool()
852 Register PredReg = (PIdx == -1) ? Register() : MI.getOperand(PIdx+1).getReg(); in eliminateFrameIndex() local
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCChecker.cpp66 void HexagonMCChecker::initReg(MCInst const &MCI, unsigned R, unsigned &PredReg, in initReg()
88 unsigned PredReg = Hexagon::NoRegister; in init() local
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCChecker.cpp68 void HexagonMCChecker::initReg(MCInst const &MCI, unsigned R, unsigned &PredReg, in initReg()
94 unsigned PredReg = Hexagon::NoRegister; in init() local
/aosp_15_r20/external/llvm/lib/Target/Hexagon/MCTargetDesc/
H A DHexagonMCDuplexInfo.cpp178 unsigned DstReg, PredReg, SrcReg, Src1Reg, Src2Reg; in getDuplexCandidateGroup() local

123