| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUInstructionSelector.cpp | 1984 unsigned PtrReg = GEPInfo.SgprParts[0]; in selectSmrdImm() local
2001 unsigned PtrReg = GEPInfo.SgprParts[0]; in selectSmrdImm32() local
2033 unsigned PtrReg = GEPInfo.SgprParts[0]; in selectSmrdSgpr() local
|
| H A D | AMDGPUCallLowering.cpp | 373 Register PtrReg = lowerParameterPtr(B, ParamTy, Offset); in lowerParameter() local
|
| H A D | AMDGPULegalizerInfo.cpp | 1782 Register PtrReg = MI.getOperand(1).getReg(); in legalizeAtomicCmpXChg() local
|
| H A D | AMDGPURegisterBankInfo.cpp | 2356 Register PtrReg = MI.getOperand(1).getReg(); in getInstrMappingForLoad() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
| H A D | AMDGPUCallLowering.cpp | 425 Register PtrReg = B.getMRI()->createGenericVirtualRegister(PtrTy); in lowerParameter() local
555 Register PtrReg = MRI.createGenericVirtualRegister(ConstPtrTy); in lowerFormalArgumentsKernel() local
|
| H A D | AMDGPURegisterBankInfo.cpp | 1076 Register PtrReg = MI.getOperand(1).getReg(); in applyMappingLoad() local
3448 Register PtrReg = MI.getOperand(1).getReg(); in getInstrMappingForLoad() local
|
| H A D | AMDGPULegalizerInfo.cpp | 2604 Register PtrReg = MI.getOperand(1).getReg(); in legalizeLoad() local
2705 Register PtrReg = MI.getOperand(1).getReg(); in legalizeAtomicCmpXChg() local
|
| H A D | AMDGPUInstructionSelector.cpp | 3858 Register PtrReg = GEPInfo.SgprParts[0]; in selectSmrdImm32() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/GISel/ |
| H A D | AArch64PostLegalizerCombiner.cpp | 320 Register PtrReg = Store.getPointerReg(); in applySplitStoreZero128() local
|
| H A D | AArch64InstructionSelector.cpp | 2863 const Register PtrReg = LdSt.getPointerReg(); in select() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/GlobalISel/ |
| H A D | LegalizerHelper.cpp | 815 Register PtrReg = MI.getOperand(1).getReg(); in narrowScalar() local
2075 Register PtrReg = MI.getOperand(1).getReg(); in lower() local
2167 Register PtrReg = MI.getOperand(1).getReg(); in lower() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/GlobalISel/ |
| H A D | CombinerHelper.cpp | 727 Register PtrReg = LoadMI->getPointerReg(); in matchCombineLoadWithAndMask() local
2056 MachineInstr &MI, std::pair<Register, bool> &PtrReg) { in matchCombineAddP2IToPtrAdd()
2081 MachineInstr &MI, std::pair<Register, bool> &PtrReg) { in applyCombineAddP2IToPtrAdd()
|
| H A D | LegalizerHelper.cpp | 1060 Register PtrReg = LoadMI.getPointerReg(); in narrowScalar() local
2936 Register PtrReg = LoadMI.getPointerReg(); in lowerLoad() local
3078 Register PtrReg = StoreMI.getPointerReg(); in lowerStore() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 4456 unsigned PtrReg = Use64BitPtr ? X86::RAX : X86::EAX; in Select() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
| H A D | AArch64InstructionSelector.cpp | 1840 const Register PtrReg = I.getOperand(1).getReg(); in select() local
|
| /aosp_15_r20/external/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 8541 unsigned PtrReg = RegInfo.createVirtualRegister(RC); in EmitPartwordAtomicBinary() local
9256 unsigned PtrReg = RegInfo.createVirtualRegister(RC); in EmitInstrWithCustomInserter() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 4872 unsigned PtrReg = Use64BitPtr ? X86::RAX : X86::EAX; in Select() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 10782 Register PtrReg = RegInfo.createVirtualRegister(RC); in EmitPartwordAtomicBinary() local
11593 Register PtrReg = RegInfo.createVirtualRegister(RC); in EmitInstrWithCustomInserter() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/PowerPC/ |
| H A D | PPCISelLowering.cpp | 11769 Register PtrReg = RegInfo.createVirtualRegister(RC); in EmitPartwordAtomicBinary() local
12761 Register PtrReg = RegInfo.createVirtualRegister(RC); in EmitInstrWithCustomInserter() local
|