| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
| H A D | A15SDOptimizer.cpp | 133 const TargetRegisterClass *TRC) { in usesRegClass()
269 const TargetRegisterClass *TRC = in optimizeSDPattern() local
432 const TargetRegisterClass *TRC) { in createExtractSubreg()
|
| H A D | ARMLoadStoreOptimizer.cpp | 2434 const TargetRegisterClass *TRC = TII->getRegClass(MCID, 0, TRI, *MF); in RescheduleOps() local
2736 const TargetRegisterClass *TRC = TII->getRegClass(MCID, BaseOp, TRI, *MF); in AdjustBaseAndOffset() local
2793 const TargetRegisterClass *TRC = TII->getRegClass(MCID, 0, TRI, *MF); in createPostIncLoadStore() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
| H A D | A15SDOptimizer.cpp | 133 const TargetRegisterClass *TRC) { in usesRegClass()
270 const TargetRegisterClass *TRC = in optimizeSDPattern() local
435 const TargetRegisterClass *TRC) { in createExtractSubreg()
|
| /aosp_15_r20/external/llvm/lib/Target/ARM/ |
| H A D | A15SDOptimizer.cpp | 136 const TargetRegisterClass *TRC) { in usesRegClass()
278 const TargetRegisterClass *TRC = in optimizeSDPattern() local
447 const TargetRegisterClass *TRC) { in createExtractSubreg()
|
| /aosp_15_r20/external/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | InstrEmitter.cpp | 494 const TargetRegisterClass *TRC = in EmitSubregNode() local
628 const TargetRegisterClass *TRC = MRI->getRegClass(SubReg); in EmitRegSequence() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | InstrEmitter.cpp | 499 const TargetRegisterClass *TRC = in EmitSubregNode() local
654 const TargetRegisterClass *TRC = MRI->getRegClass(SubReg); in EmitRegSequence() local
|
| /aosp_15_r20/external/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyAsmPrinter.cpp | 97 const TargetRegisterClass *TRC = MRI->getRegClass(RegNo); in getRegType() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/SelectionDAG/ |
| H A D | InstrEmitter.cpp | 499 const TargetRegisterClass *TRC = in EmitSubregNode() local
655 const TargetRegisterClass *TRC = MRI->getRegClass(SubReg); in EmitRegSequence() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyAsmPrinter.cpp | 59 const TargetRegisterClass *TRC = MRI->getRegClass(RegNo); in getRegType() local
|
| /aosp_15_r20/external/llvm/lib/CodeGen/ |
| H A D | MachineRegisterInfo.cpp | 430 const TargetRegisterClass &TRC = *getRegClass(Reg); in getMaxLaneMaskForVReg() local
|
| H A D | RegAllocPBQP.cpp | 576 const TargetRegisterClass *TRC = MRI.getRegClass(VReg); in initializeGraph() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/WebAssembly/ |
| H A D | WebAssemblyAsmPrinter.cpp | 61 const TargetRegisterClass *TRC = MRI->getRegClass(RegNo); in getRegType() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/CodeGen/ |
| H A D | LiveDebugVariables.cpp | 1541 const TargetRegisterClass *TRC = MRI.getRegClass(VirtReg); in rewriteLocations() local
1853 const TargetRegisterClass *TRC = MRI.getRegClass(Reg); in emitDebugValues() local
|
| H A D | MachineRegisterInfo.cpp | 500 const TargetRegisterClass &TRC = *getRegClass(Reg); in getMaxLaneMaskForVReg() local
|
| H A D | RegAllocPBQP.cpp | 617 const TargetRegisterClass *TRC = MRI.getRegClass(VReg); in initializeGraph() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/X86/ |
| H A D | X86AvoidStoreForwardingBlocks.cpp | 557 const auto *TRC = TII->getRegClass(TII->get(LoadInst->getOpcode()), 0, TRI, in getRegSizeInBytes() local
|
| /aosp_15_r20/external/llvm/lib/Target/X86/ |
| H A D | X86ISelDAGToDAG.cpp | 2531 const TargetRegisterClass *TRC; in Select() local
2566 const TargetRegisterClass *TRC; in Select() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/CodeGen/ |
| H A D | MachineRegisterInfo.cpp | 502 const TargetRegisterClass &TRC = *getRegClass(Reg); in getMaxLaneMaskForVReg() local
|
| H A D | RegAllocPBQP.cpp | 604 const TargetRegisterClass *TRC = MRI.getRegClass(VReg); in initializeGraph() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/GlobalISel/ |
| H A D | MachineIRBuilder.h | 72 DstOp(const TargetRegisterClass *TRC) : RC(TRC), Ty(DstType::Ty_RC) {} in DstOp()
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
| H A D | X86AvoidStoreForwardingBlocks.cpp | 566 auto TRC = TII->getRegClass(TII->get(LoadInst->getOpcode()), 0, TRI, in getRegSizeInBytes() local
|
| /aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r522817/include/clang/AST/ |
| D | ASTNodeTraverser.h | 440 if (const Expr *TRC = D->getTrailingRequiresClause()) in VisitFunctionDecl() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 1055 const TargetRegisterClass &TRC, in isOfRegClass()
|
| /aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r536225/include/clang/AST/ |
| D | ASTNodeTraverser.h | 529 if (const Expr *TRC = D->getTrailingRequiresClause()) in VisitFunctionDecl() local
|
| /aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AMDGPU/ |
| H A D | SIInstrInfo.h | 1198 const TargetRegisterClass &TRC, in isOfRegClass()
|