Home
last modified time | relevance | path

Searched defs:_PLATFORM_CONFIGURATION (Results 1 – 2 of 2) sorted by relevance

/aosp_15_r20/external/coreboot/src/vendorcode/amd/pi/00670F00/
H A DAGESA.h3146 typedef struct _PLATFORM_CONFIGURATION { struct
3147 …ORMANCE_PROFILE PlatformProfile; ///< Several configuration settings for the processor.
3148 … CoreLevelingMode; ///< Indicates how to balance the number of cores per processor.
3150 …MODES CStateMode; ///< Specifies the method of C-State enablement - Disabled, or C6.
3152 … ///< This element specifies some pertinent data needed for the operation of the Cstate feature
3155 …BaseAddress; ///< This item specifies a free block of 8 consecutive bytes of I/O ports that
3158 … ///< Specifies the method of core performance boost enablement - Disabled, or Auto.
3160 …AN UserOptionDmi; ///< When set to TRUE, the DMI data table is generated.
3161 … UserOptionPState; ///< When set to TRUE, the PState data tables are generated.
3162 …N UserOptionCrat; ///< When set to TRUE, the CRAT data table is generated.
[all …]
/aosp_15_r20/external/coreboot/src/vendorcode/amd/pi/00730F01/
H A DAGESA.h2874 typedef struct _PLATFORM_CONFIGURATION { struct
2875 …ORMANCE_PROFILE PlatformProfile; ///< Several configuration settings for the processor.
2876 … CoreLevelingMode; ///< Indicates how to balance the number of cores per processor.
2878 …MODES CStateMode; ///< Specifies the method of C-State enablement - Disabled, or C6.
2880 … ///< This element specifies some pertinent data needed for the operation of the Cstate feature
2883 …BaseAddress; ///< This item specifies a free block of 8 consecutive bytes of I/O ports that
2886 … ///< Specifies the method of core performance boost enablement - Disabled, or Auto.
2888 …AN UserOptionDmi; ///< When set to TRUE, the DMI data table is generated.
2889 … UserOptionPState; ///< When set to TRUE, the PState data tables are generated.
2890 …N UserOptionCrat; ///< When set to TRUE, the CRAT data table is generated.
[all …]