| /aosp_15_r20/external/trusty/lk/dev/interrupt/arm_gic/ |
| D | arm_gic_common.h | 90 #define GICCREG_READ(gic, reg) ARM64_READ_SYSREG(reg) argument
91 #define GICCREG_WRITE(gic, reg, val) ARM64_WRITE_SYSREG(reg, (uint64_t)val) argument
96 #define GICCREG_READ(gic, reg) COMBINE2(arm_read_,reg)() argument
97 #define GICCREG_WRITE(gic, reg, val) COMBINE2(arm_write_,reg)(val) argument
148 #define GICCREG_READ(gic, reg) ({ \ argument
154 #define GICCREG_WRITE(gic, reg, val) ({ \ argument
197 #define GICDREG_READ(gic, reg) ({ \ argument
203 #define GICDREG_WRITE(gic, reg, val) ({ \ argument
235 #define GICDREG_READ64(gic, reg) ({ \ argument
241 #define GICDREG_WRITE64(gic, reg, val) ({ \ argument
[all …]
|
| /aosp_15_r20/external/trusty/arm-trusted-firmware/fdts/ |
| D | fvp-base-gicv2.dtsi | 10 gic: interrupt-controller@2f000000 { label
|
| D | fvp-base-gicv3.dtsi | 10 gic: interrupt-controller@2f000000 { label
|
| D | fvp-ve-Cortex-A7x1.dts | 50 gic: interrupt-controller@2c001000 { label
|
| D | arm_fpga.dts | 89 gic: interrupt-controller@30000000 { label
|
| D | fvp-foundation-gicv2-psci.dts | 90 gic: interrupt-controller@2f000000 { label
|
| D | fvp-foundation-gicv3-psci.dts | 90 gic: interrupt-controller@2f000000 { label
|
| D | fvp-ve-Cortex-A5x1.dts | 70 gic: interrupt-controller@2c001000 { label
|
| D | morello.dtsi | 20 gic: interrupt-controller@2c010000 { label
|
| D | a5ds.dts | 97 gic: interrupt-controller@1c001000 { label
|
| D | n1sdp.dtsi | 90 gic: interrupt-controller@30000000 { label
|
| D | corstone700.dtsi | 34 gic: interrupt-controller@1c000000 { label
|
| /aosp_15_r20/trusty/user/base/app/device_tree/tests/dtb/ |
| D | test.dts | 35 gic: interrupt-controller@DEADBEEF { label
|
| /aosp_15_r20/external/arm-trusted-firmware/fdts/ |
| H A D | fvp-ve-Cortex-A7x1.dts | 32 gic: interrupt-controller@2c001000 { label
|
| H A D | fvp-base-gicv2-psci.dts | 89 gic: interrupt-controller@2f000000 { label
|
| H A D | arm_fpga.dts | 89 gic: interrupt-controller@30000000 { label
|
| H A D | fvp-ve-Cortex-A5x1.dts | 52 gic: interrupt-controller@2c001000 { label
|
| H A D | fvp-base-gicv3-psci-aarch32-common.dtsi | 82 gic: interrupt-controller@2f000000 { label
|
| H A D | fvp-foundation-gicv2-psci.dts | 90 gic: interrupt-controller@2f000000 { label
|
| H A D | fvp-base-gicv2-psci-aarch32.dts | 90 gic: interrupt-controller@2f000000 { label
|
| H A D | fvp-foundation-gicv3-psci.dts | 90 gic: interrupt-controller@2f000000 { label
|
| H A D | morello.dtsi | 20 gic: interrupt-controller@2c010000 { label
|
| H A D | a5ds.dts | 97 gic: interrupt-controller@1c001000 { label
|
| H A D | fvp-base-gicv3-psci-common.dtsi | 151 gic: interrupt-controller@2f000000 { label
|
| H A D | n1sdp.dtsi | 90 gic: interrupt-controller@30000000 { label
|