/aosp_15_r20/external/vixl/src/aarch32/ |
H A D | disasm-aarch32.cc | 1130 Register rn, in adc() 1144 Register rn, in adcs() 1158 Register rn, in add() 1178 Register rn, in adds() 1196 Register rn, in addw() 1220 Register rn, in and_() 1234 Register rn, in ands() 1289 Condition cond, Register rd, Register rn, uint32_t lsb, uint32_t width) { in bfi() 1299 Register rn, in bic() 1313 Register rn, in bics() [all …]
|
H A D | macro-assembler-aarch32.h | 992 void Adc(Condition cond, Register rd, Register rn, const Operand& operand) { in Adc() 1006 void Adc(Register rd, Register rn, const Operand& operand) { in Adc() 1012 Register rn, in Adc() 1035 Register rn, in Adc() 1040 void Adcs(Condition cond, Register rd, Register rn, const Operand& operand) { in Adcs() 1050 void Adcs(Register rd, Register rn, const Operand& operand) { in Adcs() 1054 void Add(Condition cond, Register rd, Register rn, const Operand& operand) { in Add() 1090 void Add(Register rd, Register rn, const Operand& operand) { in Add() 1096 Register rn, in Add() 1133 Register rn, in Add() [all …]
|
H A D | assembler-aarch32.h | 1883 void adc(Register rd, Register rn, const Operand& operand) { in adc() 1886 void adc(Condition cond, Register rd, Register rn, const Operand& operand) { in adc() 1891 Register rn, in adc() 1901 void adcs(Register rd, Register rn, const Operand& operand) { in adcs() 1904 void adcs(Condition cond, Register rd, Register rn, const Operand& operand) { in adcs() 1909 Register rn, in adcs() 1919 void add(Register rd, Register rn, const Operand& operand) { in add() 1922 void add(Condition cond, Register rd, Register rn, const Operand& operand) { in add() 1927 Register rn, in add() 1940 void adds(Register rd, Register rn, const Operand& operand) { in adds() [all …]
|
H A D | assembler-aarch32.cc | 1926 Register rn, in adc() 2014 Register rn, in adcs() 2102 Register rn, in add() 2351 Register rn, in adds() 2504 Register rn, in addw() 2700 Register rn, in and_() 2788 Register rn, in ands() 3222 Condition cond, Register rd, Register rn, uint32_t lsb, uint32_t width) { in bfi() 3253 Register rn, in bic() 3341 Register rn, in bics() [all …]
|
H A D | operands-aarch32.h | 638 : rn_(rn), in rn_() argument 655 : rn_(rn), in rn_() argument 665 : rn_(rn), in rn_() argument 682 : rn_(rn), in rn_() argument 696 : rn_(rn), in rn_() argument 716 : rn_(rn), in rn_() argument 732 : rn_(rn), in rn_() argument 755 : rn_(rn), in rn_() argument 776 : rn_(rn), in rn_() argument 878 : MemOperand(rn, addrmode), align_(align) { in MemOperand() argument [all …]
|
H A D | macro-assembler-aarch32.cc | 665 Register rn, in Delegate() 692 Register rn, in Delegate() 804 Register rn, in Delegate() 978 Register rn, in GenerateSplitInstruction() 1002 Register rn, in Delegate() 1212 Register rn, in Delegate() 1709 const Register& rn = operand.GetBaseRegister(); in Delegate() local 1794 const Register& rn = operand.GetBaseRegister(); in Delegate() local 1931 const Register& rn = operand.GetBaseRegister(); in Delegate() local 2021 const Register& rn = operand.GetBaseRegister(); in Delegate() local [all …]
|
/aosp_15_r20/external/XNNPACK/src/jit/ |
H A D | aarch32-assembler.cc | 84 void Assembler::add(CoreRegister rd, CoreRegister rn, CoreRegister rm) { in add() 88 void Assembler::add(CoreRegister rd, CoreRegister rn, uint8_t imm) { in add() 93 void Assembler::adds(CoreRegister rd, CoreRegister rn, uint8_t imm) { in adds() 98 void Assembler::and_(CoreRegister rd, CoreRegister rn, uint8_t imm) { in and_() 152 void Assembler::bic(CoreRegister rd, CoreRegister rn, uint8_t imm) { in bic() 160 void Assembler::cmp(CoreRegister rn, uint8_t imm) { in cmp() 164 void Assembler::cmp(CoreRegister rn, CoreRegister rm) { in cmp() 239 void Assembler::sub(CoreRegister rd, CoreRegister rn, uint8_t imm) { in sub() 243 void Assembler::sub(CoreRegister rd, CoreRegister rn, CoreRegister rm) { in sub() 247 void Assembler::subs(CoreRegister rd, CoreRegister rn, uint8_t imm) { in subs() [all …]
|
/aosp_15_r20/external/vixl/src/aarch64/ |
H A D | assembler-aarch64.cc | 470 const Register& rn, in add() 477 const Register& rn, in adds() 483 void Assembler::cmn(const Register& rn, const Operand& operand) { in cmn() 490 const Register& rn, in sub() 497 const Register& rn, in subs() 503 void Assembler::cmp(const Register& rn, const Operand& operand) { in cmp() 522 const Register& rn, in adc() 529 const Register& rn, in adcs() 536 const Register& rn, in sbc() 543 const Register& rn, in sbcs() [all …]
|
H A D | macro-assembler-aarch64.cc | 711 const Register& rn, in And() 719 const Register& rn, in Ands() 726 void MacroAssembler::Tst(const Register& rn, const Operand& operand) { in Tst() 733 const Register& rn, in Bic() 741 const Register& rn, in Bics() 749 const Register& rn, in Orr() 757 const Register& rn, in Orn() 765 const Register& rn, in Eor() 773 const Register& rn, in Eon() 781 const Register& rn, in LogicalMacro() [all …]
|
H A D | assembler-aarch64.h | 759 const Register& rn, in bfi() 772 const Register& rn, in bfxil() 788 void asr(const Register& rd, const Register& rn, unsigned shift) { in asr() 795 const Register& rn, in sbfiz() 808 const Register& rn, in sbfx() 817 void sxtb(const Register& rd, const Register& rn) { sbfm(rd, rn, 0, 7); } in sxtb() 820 void sxth(const Register& rd, const Register& rn) { sbfm(rd, rn, 0, 15); } in sxth() 823 void sxtw(const Register& rd, const Register& rn) { sbfm(rd, rn, 0, 31); } in sxtw() 828 void lsl(const Register& rd, const Register& rn, unsigned shift) { in lsl() 835 void lsr(const Register& rd, const Register& rn, unsigned shift) { in lsr() [all …]
|
H A D | macro-assembler-aarch64.h | 1072 void Asr(const Register& rd, const Register& rn, unsigned shift) { in Asr() 1079 void Asr(const Register& rd, const Register& rn, const Register& rm) { in Asr() 1108 const Register& rn, in Bfm() 1118 const Register& rn, in Bfi() 1134 const Register& rn, in Bfxil() 1220 void Cinc(const Register& rd, const Register& rn, Condition cond) { in Cinc() 1227 void Cinv(const Register& rd, const Register& rn, Condition cond) { in Cinv() 1312 void Cls(const Register& rd, const Register& rn) { in Cls() 1319 void Clz(const Register& rd, const Register& rn) { in Clz() 1326 void Cneg(const Register& rd, const Register& rn, Condition cond) { in Cneg() [all …]
|
H A D | simulator-aarch64.cc | 3957 unsigned rn = instr->GetRn(); in LoadAcquireRCpcUnscaledOffsetHelper() local 3984 unsigned rn = instr->GetRn(); in StoreReleaseUnscaledOffsetHelper() local 4383 unsigned rn = instr->GetRn(); in CompareAndSwapHelper() local 4424 unsigned rn = instr->GetRn(); in CompareAndSwapPairHelper() local 4600 unsigned rn = instr->GetRn(); in VisitLoadStoreExclusive() local 4761 unsigned rn = instr->GetRn(); in AtomicMemorySimpleHelper() local 4832 unsigned rn = instr->GetRn(); in AtomicMemorySwapHelper() local 4864 unsigned rn = instr->GetRn(); in LoadAcquireRCpcHelper() local 5278 int32_t rn = ReadWRegister(instr->GetRn()); in VisitDataProcessing2Source() local 5291 int64_t rn = ReadXRegister(instr->GetRn()); in VisitDataProcessing2Source() local [all …]
|
/aosp_15_r20/external/swiftshader/third_party/subzero/src/DartARM32/ |
H A D | assembler_arm.cc | 230 void Assembler::sbc(Register rd, Register rn, Operand o, Condition cond) { in sbc() 234 void Assembler::sbcs(Register rd, Register rn, Operand o, Condition cond) { in sbcs() 250 void Assembler::teq(Register rn, Operand o, Condition cond) { in teq() 367 void Assembler::muls(Register rd, Register rn, Register rm, Condition cond) { in muls() 394 void Assembler::smull(Register rd_lo, Register rd_hi, Register rn, Register rm, in smull() 409 void Assembler::umlal(Register rd_lo, Register rd_hi, Register rn, Register rm, in umlal() 415 void Assembler::umaal(Register rd_lo, Register rd_hi, Register rn, in umaal() 498 void Assembler::ldrd(Register rd, Register rn, int32_t offset, Condition cond) { in ldrd() 509 void Assembler::strd(Register rd, Register rn, int32_t offset, Condition cond) { in strd() 1594 void Assembler::CompareObject(Register rn, const Object &object) { in CompareObject() [all …]
|
/aosp_15_r20/external/vixl/test/aarch32/ |
H A D | test-simulator-cond-rd-rn-operand-imm12-t32.cc | 134 Register rn; member 141 uint32_t rn; member 937 Register rn = kTests[i].operands.rn; in TestHelper() local 1007 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-rd-rn-rm-t32.cc | 137 Register rn; member 144 uint32_t rn; member 503 Register rn = kTests[i].operands.rn; in TestHelper() local 577 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-rd-rn-rm-a32.cc | 137 Register rn; member 144 uint32_t rn; member 503 Register rn = kTests[i].operands.rn; in TestHelper() local 577 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-cond-rd-rn-operand-const-a32.cc | 152 Register rn; member 160 uint32_t rn; member 1130 Register rn = kTests[i].operands.rn; in TestHelper() local 1223 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-cond-rdlow-rnlow-operand-immediate-t32.cc | 138 Register rn; member 146 uint32_t rn; member 983 Register rn = kTests[i].operands.rn; in TestHelper() local 1076 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-cond-rd-rn-t32.cc | 139 Register rn; member 146 uint32_t rn; member 882 Register rn = kTests[i].operands.rn; in TestHelper() local 973 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-cond-dt-drt-drd-drn-drm-float-f64-a32.cc | 134 DRegister rn; member 142 uint64_t rn; member 1424 DRegister rn = kTests[i].operands.rn; in TestHelper() local 1510 uint64_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-cond-dt-drt-drd-drn-drm-float-f64-t32.cc | 134 DRegister rn; member 142 uint64_t rn; member 1424 DRegister rn = kTests[i].operands.rn; in TestHelper() local 1510 uint64_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-cond-rd-rn-operand-const-t32.cc | 152 Register rn; member 160 uint32_t rn; member 1154 Register rn = kTests[i].operands.rn; in TestHelper() local 1247 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-cond-rd-rn-a32.cc | 139 Register rn; member 146 uint32_t rn; member 882 Register rn = kTests[i].operands.rn; in TestHelper() local 973 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-cond-rd-operand-rn-a32.cc | 146 Register rn; member 153 uint32_t rn; member 533 Register rn = kTests[i].operands.rn; in TestHelper() local 625 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|
H A D | test-simulator-cond-rd-operand-rn-t32.cc | 146 Register rn; member 153 uint32_t rn; member 533 Register rn = kTests[i].operands.rn; in TestHelper() local 625 uint32_t rn = results[i]->outputs[j].rn; in TestHelper() local
|