Home
last modified time | relevance | path

Searched defs:splitLoadResp (Results 1 – 1 of 1) sorted by relevance

/XiangShan/src/main/scala/xiangshan/mem/lsqueue/
H A DLoadMisalignBuffer.scala122 val splitLoadResp = Flipped(Valid(new LqWriteBundle)) constant
173 val splitLoadResp = RegInit(VecInit(List.fill(maxSplitNum)(0.U.asTypeOf(new LqWriteBundle)))) constant