Home
last modified time | relevance | path

Searched full:ce0 (Results 1 – 25 of 66) sorted by relevance

123

/linux-6.14.4/drivers/pinctrl/
Dpinctrl-ingenic.c691 INGENIC_PIN_GROUP("ssi-ce0-b", jz4755_ssi_ce0_b, 0),
692 INGENIC_PIN_GROUP("ssi-ce0-f", jz4755_ssi_ce0_f, 0),
731 "ssi-ce0-b", "ssi-ce0-f",
942 INGENIC_PIN_GROUP("ssi0-ce0-a", jz4760_ssi0_ce0_a, 2),
943 INGENIC_PIN_GROUP("ssi0-ce0-b", jz4760_ssi0_ce0_b, 1),
944 INGENIC_PIN_GROUP("ssi0-ce0-d", jz4760_ssi0_ce0_d, 1),
945 INGENIC_PIN_GROUP("ssi0-ce0-e", jz4760_ssi0_ce0_e, 0),
970 INGENIC_PIN_GROUP("ssi1-ce0-b-8", jz4760_ssi1_ce0_b_8, 2),
971 INGENIC_PIN_GROUP("ssi1-ce0-b-29", jz4760_ssi1_ce0_b_29, 2),
972 INGENIC_PIN_GROUP("ssi1-ce0-d", jz4760_ssi1_ce0_d, 2),
[all …]
Dpinctrl-gemini.c613 /* Parallel (NOR) flash pins, D[0-15], A[16-25], CE0, CE1, RB, WE, OE, ALE */
635 /* Serial flash pins CE0, CE1, DI, DO, CK */
656 /* The GPIO0G (17,18) pins overlap with NAND flash CE0, CE1 */
659 /* The GPIO0H (19,20) pins overlap with parallel flash CE0, CE1 */
662 /* The GPIO0I (21,22) pins overlap with serial flash CE0, CE1 */
1562 /* Parallel (NOR) flash pins, D[0-15], A[16-25], CE0, CE1, RB, WE, OE, ALE */
1584 /* Serial flash pins CE0, CE1, DI, DO, CK */
1602 /* The GPIO0F (17,18) pins overlap with NAND flash CE0, CE1 */
1608 /* The GPIO0H (21,22) pins overlap with serial flash CE0, CE1 */
/linux-6.14.4/arch/mips/boot/dts/ingenic/
Dcu1000-neo.dts79 reg = <0>; /* CE0 */
194 groups = "ssi-dt-d", "ssi-dr-d", "ssi-clk-d", "ssi-ce0-d";
Dcu1830-neo.dts78 reg = <0>; /* CE0 */
197 groups = "ssi0-dt", "ssi0-dr", "ssi0-clk", "ssi0-ce0", "ssi0-ce1";
/linux-6.14.4/Documentation/devicetree/bindings/media/spi/
Dsony-cxd2880.txt16 reg = <0>; /* CE0 */
/linux-6.14.4/Documentation/devicetree/bindings/net/wireless/
Dqcom,ath11k.yaml108 - description: interrupt event for ring CE0
162 - const: ce0
326 "ce0",
Dqcom,ath10k.yaml256 - description: CE0
/linux-6.14.4/arch/arm/boot/dts/gemini/
Dgemini-rut1xx.dts52 /* Conflict with NAND CE0 */
Dgemini-sl93512r.dts64 /* Conflict with NAND flash CE0 (no problem) */
/linux-6.14.4/drivers/net/wireless/ath/ath11k/
Dce.c12 /* CE0: host->target HTC control and raw streams */
118 /* CE0: host->target HTC control and raw streams */
198 /* CE0: host->target HTC control and raw streams */
Dhw.c1291 /* CE0: host->target HTC control and raw streams */
1624 /* CE0: host->target HTC control and raw streams */
1803 /* CE0: host->target HTC control and raw streams */
2075 /* CE0: host->target HTC control and raw streams */
/linux-6.14.4/arch/riscv/boot/dts/allwinner/
Dsun20i-d1-nezha.dts230 "pin24 [gpio16/spi1-ce0]",
/linux-6.14.4/arch/arm/boot/dts/allwinner/
Dsun7i-a20-bananapi.dts246 "", "", "SPI-CE0", "SPI-CLK", "SPI-MOSI",
/linux-6.14.4/drivers/net/wireless/ath/ath12k/
Dce.c12 /* CE0: host->target HTC control and raw streams */
146 /* CE0: host->target HTC control and raw streams */
Dhw.c123 /* CE0: host->target HTC control and raw streams */
250 /* CE0: host->target HTC control and raw streams */
/linux-6.14.4/drivers/spi/
Dspi-aspeed-smc.c496 * Due to an HW issue on the AST2500 SPI controller, the CE0 in aspeed_spi_chip_adjust_window()
604 * CE0 Control Register in aspeed_spi_dirmap_create()
878 * The timing register is shared by all devices. Only update for CE0.
/linux-6.14.4/drivers/gpu/drm/nouveau/nvkm/engine/fifo/
Dgk104.c494 { 0x15, "CE0", NULL, NVKM_ENGINE_CE, 0 },
527 { 0x01, "CE0" },
Dgv100.c324 { 0x01, "CE0" },
/linux-6.14.4/drivers/crypto/nx/
Dnx-common-pseries.c105 * CE0 0=full completion, 1=partial completion
106 * CE1 0=CE0 indicates completion, 1=termination (output may be modified)
/linux-6.14.4/drivers/interconnect/qcom/
Dsdx55.c661 .name = "CE0",
Dsdx65.c608 .name = "CE0",
/linux-6.14.4/drivers/net/wireless/ath/ath10k/
Dsnoc.c136 /* CE0: host->target HTC control streams */
243 /* CE0: host->target HTC control and raw streams */
/linux-6.14.4/drivers/pinctrl/sunxi/
Dpinctrl-sun6i-a31.c321 SUNXI_FUNCTION(0x2, "nand0")), /* CE0 */
846 SUNXI_FUNCTION(0x2, "nand1")), /* CE0 */
Dpinctrl-sun8i-h3.c172 SUNXI_FUNCTION(0x2, "nand0")), /* CE0 */
/linux-6.14.4/sound/pci/asihpi/
Dhpi6205.c1610 /* 00400000-00BFFFFF CE0 2Mx32 SDRAM running @ 100MHz */ in boot_loader_config_emif()
1624 /* EMIF CE0 setup - 2Mx32 Sync DRAM on ASI5000 cards only */ in boot_loader_config_emif()
1763 /* EMIF CE0 setup - 2Mx32 Sync DRAM in boot_loader_config_emif()

123