Home
last modified time | relevance | path

Searched refs:l2asids (Results 1 – 1 of 1) sorted by relevance

/XiangShan/src/main/scala/xiangshan/cache/mmu/
H A DPageTableCache.scala267 val l2asids = l2.map(_.asid) constant
1079 val l2asidhit = VecInit(l2asids.map(_ === sfence_dup(2).bits.id)).asUInt