Home
last modified time | relevance | path

Searched refs:ddr3clock (Results 1 – 2 of 2) sorted by relevance

/aosp_15_r20/external/coreboot/src/northbridge/intel/gm45/
H A Draminit.c1333 const mem_clock_t ddr3clock, in clock_crossing_setup() argument
1356 const u32 *data = values_from_fsb_and_mem[fsb][ddr3clock]; in clock_crossing_setup()
1359 if (((fsb == FSB_CLOCK_1067MHz) || (fsb == FSB_CLOCK_800MHz)) && (ddr3clock == MEM_CLOCK_667MT)) in clock_crossing_setup()
1370 if ((fsb == FSB_CLOCK_1067MHz) && (ddr3clock == MEM_CLOCK_800MT) && CHANNEL_IS_CARDF(dimms, ch)) in clock_crossing_setup()
1373 mchbar_write32(mchbar, from_fsb_and_mem[fsb][ddr3clock]); in clock_crossing_setup()
1553 static void ddr3_select_clock_mux(const mem_clock_t ddr3clock, in ddr3_select_clock_mux() argument
1557 const int clk1067 = (ddr3clock == MEM_CLOCK_1067MT); in ddr3_select_clock_mux()
1588 static void ddr3_write_io_init(const mem_clock_t ddr3clock, in ddr3_write_io_init() argument
1640 const u32 *const data = (ddr3clock != MEM_CLOCK_1067MT) in ddr3_write_io_init()
1641 ? ddr3_667_800_by_stepping_ddr3_and_card[a1step][2 - ddr3clock][cardF[ch]] in ddr3_write_io_init()
[all …]
H A Draminit_read_write_training.c634 void raminit_write_training(const mem_clock_t ddr3clock, in raminit_write_training() argument
638 const int memclk1067 = ddr3clock == MEM_CLOCK_1067MT; in raminit_write_training()