Home
last modified time | relevance | path

Searched refs:ADC_CSR_EOC1_Pos (Results 1 – 24 of 24) sorted by relevance

/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f410rx.h1214 #define ADC_CSR_EOC1_Pos (1U) macro
1215 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f410tx.h1204 #define ADC_CSR_EOC1_Pos (1U) macro
1205 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f410cx.h1214 #define ADC_CSR_EOC1_Pos (1U) macro
1215 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f401xe.h1316 #define ADC_CSR_EOC1_Pos (1U) macro
1317 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f401xc.h1316 #define ADC_CSR_EOC1_Pos (1U) macro
1317 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f411xe.h1319 #define ADC_CSR_EOC1_Pos (1U) macro
1320 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f412cx.h1509 #define ADC_CSR_EOC1_Pos (1U) macro
1510 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f405xx.h1550 #define ADC_CSR_EOC1_Pos (1U) macro
1551 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f415xx.h1624 #define ADC_CSR_EOC1_Pos (1U) macro
1625 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f412zx.h1569 #define ADC_CSR_EOC1_Pos (1U) macro
1570 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f407xx.h1654 #define ADC_CSR_EOC1_Pos (1U) macro
1655 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f412vx.h1567 #define ADC_CSR_EOC1_Pos (1U) macro
1568 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f413xx.h1698 #define ADC_CSR_EOC1_Pos (1U) macro
1699 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f423xx.h1734 #define ADC_CSR_EOC1_Pos (1U) macro
1735 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f412rx.h1563 #define ADC_CSR_EOC1_Pos (1U) macro
1564 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f417xx.h1728 #define ADC_CSR_EOC1_Pos (1U) macro
1729 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f446xx.h1671 #define ADC_CSR_EOC1_Pos (1U) macro
1672 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f427xx.h1748 #define ADC_CSR_EOC1_Pos (1U) macro
1749 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f437xx.h1826 #define ADC_CSR_EOC1_Pos (1U) macro
1827 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f429xx.h1804 #define ADC_CSR_EOC1_Pos (1U) macro
1805 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f439xx.h1880 #define ADC_CSR_EOC1_Pos (1U) macro
1881 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f469xx.h1895 #define ADC_CSR_EOC1_Pos (1U) macro
1896 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
H A Dstm32f479xx.h1971 #define ADC_CSR_EOC1_Pos (1U) macro
1972 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */
/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Device/ST/STM32F4xx/Include/
H A Dstm32f407xx.h1670 #define ADC_CSR_EOC1_Pos (1U) macro
1671 #define ADC_CSR_EOC1_Msk (0x1UL << ADC_CSR_EOC1_Pos) /*!< 0x00000002 */