| /btstack/port/stm32-l073rz-nucleo-em9304/Drivers/CMSIS/Include/ |
| H A D | core_cm3.h | 1306 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1307 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_sc300.h | 1288 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1289 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_cm4.h | 1475 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1476 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| /btstack/port/stm32-wb55xx-nucleo-freertos/Drivers/CMSIS/Include/ |
| H A D | core_cm3.h | 1325 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1326 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_sc300.h | 1305 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1306 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_cm4.h | 1496 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1497 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| /btstack/port/msp432p401lp-cc256x/CMSIS/ |
| H A D | core_cm4.h | 1447 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1448 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| /btstack/port/stm32-l451-miromico-sx1280/Drivers/CMSIS/Include/ |
| H A D | core_cm3.h | 1325 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1326 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_sc300.h | 1305 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1306 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_cm4.h | 1496 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1497 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| /btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Include/ |
| H A D | core_cm3.h | 1325 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1326 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_sc300.h | 1305 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1306 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_cm4.h | 1496 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1497 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| /btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Core/Include/ |
| H A D | core_cm3.h | 1325 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1326 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_sc300.h | 1305 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1306 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_cm4.h | 1496 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1497 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| /btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Include/ |
| H A D | core_cm3.h | 1325 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1326 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_sc300.h | 1305 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1306 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_cm4.h | 1496 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1497 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| /btstack/port/stm32-l476rg-nucleo-sx1280/Drivers/CMSIS/Include/ |
| H A D | core_cm3.h | 1317 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1318 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_sc300.h | 1300 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1301 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_cm4.h | 1487 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1488 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| /btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra/arm/CMSIS_5/CMSIS/Core/Include/ |
| H A D | core_sc300.h | 1305 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1306 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_cm3.h | 1322 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1323 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|
| H A D | core_cm4.h | 1492 #define CoreDebug_DEMCR_VC_INTERR_Pos 9U /*!< Core… macro
1493 #define CoreDebug_DEMCR_VC_INTERR_Msk (1UL << CoreDebug_DEMCR_VC_INTERR_Pos) /*!< Core…
|