Home
last modified time | relevance | path

Searched refs:IsCacheable (Results 1 – 20 of 20) sorted by relevance

/btstack/port/stm32-f4discovery-cc256x/Drivers/CMSIS/Include/
H A Dmpu_armv7.h88 #define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ argument
91 (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
120 #define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBuffe… argument
121 …ableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable),…
/btstack/port/stm32-l451-miromico-sx1280/Drivers/CMSIS/Include/
H A Dmpu_armv7.h88 #define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ argument
91 (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
120 #define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBuffe… argument
121 …ableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable),…
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Include/
H A Dmpu_armv7.h88 #define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ argument
91 (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
120 #define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBuffe… argument
121 …ableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable),…
/btstack/port/stm32-wb55xx-nucleo-freertos/Drivers/CMSIS/Device/ST/STM32WBxx/Include/
H A Dmpu_armv7.h88 #define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ argument
91 (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
120 #define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBuffe… argument
121 …ableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable),…
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Core/Include/
H A Dmpu_armv7.h88 #define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ argument
91 (((IsCacheable ) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
120 #define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBuffe… argument
121 …ableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable),…
/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra/arm/CMSIS_5/CMSIS/Core/Include/
H A Dmpu_armv7.h88 #define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ argument
91 (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
123 #define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBuffe… argument
124 …ableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable),…
/btstack/port/stm32-l476rg-nucleo-sx1280/Drivers/CMSIS/Include/
H A Dmpu_armv7.h88 #define ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable) \ argument
91 (((IsCacheable) << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
123 #define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBuffe… argument
124 …ableExec, AccessPermission, ARM_MPU_ACCESS_(TypeExtField, IsShareable, IsCacheable, IsBufferable),…
/btstack/port/stm32-l073rz-nucleo-em9304/Drivers/STM32L0xx_HAL_Driver/Src/
H A Dstm32l0xx_hal_cortex.c370 assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable)); in HAL_MPU_ConfigRegion()
382 ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) | in HAL_MPU_ConfigRegion()
/btstack/port/renesas-tb-s1ja-cc256x/template/btstack_example/synergy/ssp/inc/bsp/cmsis/Include/
H A Dmpu_armv7.h83 #define ARM_MPU_RASR(DisableExec, AccessPermission, TypeExtField, IsShareable, IsCacheable, IsBuffe… argument
88 ((IsCacheable << MPU_RASR_C_Pos) & MPU_RASR_C_Msk) | \
/btstack/port/stm32-l476rg-nucleo-sx1280/Drivers/STM32L4xx_HAL_Driver/Src/
H A Dstm32l4xx_hal_cortex.c478 assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable)); in HAL_MPU_ConfigRegion()
488 ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) | in HAL_MPU_ConfigRegion()
/btstack/port/stm32-f4discovery-cc256x/Drivers/STM32F4xx_HAL_Driver/Src/
H A Dstm32f4xx_hal_cortex.c316 assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable)); in HAL_MPU_ConfigRegion()
326 ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) | in HAL_MPU_ConfigRegion()
/btstack/port/stm32-l451-miromico-sx1280/Drivers/STM32L4xx_HAL_Driver/Src/
H A Dstm32l4xx_hal_cortex.c478 assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable)); in HAL_MPU_ConfigRegion()
488 ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) | in HAL_MPU_ConfigRegion()
/btstack/port/stm32-wb55xx-nucleo-freertos/Drivers/STM32WBxx_HAL_Driver/Src/
H A Dstm32wbxx_hal_cortex.c441 assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable)); in HAL_MPU_ConfigRegion()
451 ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) | in HAL_MPU_ConfigRegion()
/btstack/port/stm32-f4discovery-usb/Drivers/STM32F4xx_HAL_Driver/Src/
H A Dstm32f4xx_hal_cortex.c316 assert_param(IS_MPU_ACCESS_CACHEABLE(MPU_Init->IsCacheable)); in HAL_MPU_ConfigRegion()
326 ((uint32_t)MPU_Init->IsCacheable << MPU_RASR_C_Pos) | in HAL_MPU_ConfigRegion()
/btstack/port/stm32-l073rz-nucleo-em9304/Drivers/STM32L0xx_HAL_Driver/Inc/
H A Dstm32l0xx_hal_cortex.h69 …uint8_t IsCacheable; /*!< Specifies the cacheable status of the region pr… member
/btstack/port/stm32-f4discovery-usb/Drivers/STM32F4xx_HAL_Driver/Inc/
H A Dstm32f4xx_hal_cortex.h67 …uint8_t IsCacheable; /*!< Specifies the cacheable status of the region pr… member
/btstack/port/stm32-wb55xx-nucleo-freertos/Drivers/STM32WBxx_HAL_Driver/Inc/
H A Dstm32wbxx_hal_cortex.h70 uint8_t IsCacheable; /*!< Specifies the cacheable status of the region protected. member
/btstack/port/stm32-f4discovery-cc256x/Drivers/STM32F4xx_HAL_Driver/Inc/
H A Dstm32f4xx_hal_cortex.h67 …uint8_t IsCacheable; /*!< Specifies the cacheable status of the region pr… member
/btstack/port/stm32-l451-miromico-sx1280/Drivers/STM32L4xx_HAL_Driver/Inc/
H A Dstm32l4xx_hal_cortex.h69 …uint8_t IsCacheable; /*!< Specifies the cacheable status of the region pr… member
/btstack/port/stm32-l476rg-nucleo-sx1280/Drivers/STM32L4xx_HAL_Driver/Inc/
H A Dstm32l4xx_hal_cortex.h69 …uint8_t IsCacheable; /*!< Specifies the cacheable status of the region pr… member