/btstack/port/stm32-l451-miromico-sx1280/Drivers/STM32L4xx_HAL_Driver/Src/ |
H A D | stm32l4xx_hal_pka.c | 853 size = (hpka->Instance->RAM[PKA_MODULAR_EXP_IN_OP_NB_BITS] + 7UL) / 8UL; in HAL_PKA_ModExp_GetResult() 856 PKA_Memcpy_u32_to_u8(pRes, &hpka->Instance->RAM[PKA_MODULAR_EXP_OUT_SM_ALGO_ACC1], size); in HAL_PKA_ModExp_GetResult() 900 size = (hpka->Instance->RAM[PKA_ECDSA_SIGN_IN_MOD_NB_BITS] + 7UL) / 8UL; in HAL_PKA_ECDSASign_GetResult() 904 PKA_Memcpy_u32_to_u8(out->RSign, &hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_SIGNATURE_R], size); in HAL_PKA_ECDSASign_GetResult() 905 PKA_Memcpy_u32_to_u8(out->SSign, &hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_SIGNATURE_S], size); in HAL_PKA_ECDSASign_GetResult() 912 PKA_Memcpy_u32_to_u8(outExt->ptX, &hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_FINAL_POINT_X], size); in HAL_PKA_ECDSASign_GetResult() 913 PKA_Memcpy_u32_to_u8(outExt->ptY, &hpka->Instance->RAM[PKA_ECDSA_SIGN_OUT_FINAL_POINT_Y], size); in HAL_PKA_ECDSASign_GetResult() 956 return (hpka->Instance->RAM[PKA_ECDSA_VERIF_OUT_RESULT] == 0UL) ? 1UL : 0UL; in HAL_PKA_ECDSAVerif_IsValidSignature() 1001 size = (hpka->Instance->RAM[PKA_RSA_CRT_EXP_IN_MOD_NB_BITS] + 7UL) / 8UL; in HAL_PKA_RSACRTExp_GetResult() 1003 PKA_Memcpy_u32_to_u8(pRes, &hpka->Instance->RAM[PKA_RSA_CRT_EXP_OUT_RESULT], size); in HAL_PKA_RSACRTExp_GetResult() [all …]
|
H A D | stm32l4xx_hal_lcd.c | 184 hlcd->Instance->RAM[counter] = 0; in HAL_LCD_Init() 410 MODIFY_REG(hlcd->Instance->RAM[RAMRegisterIndex], ~(RAMRegisterMask), Data); in HAL_LCD_Write() 458 hlcd->Instance->RAM[counter] = 0; in HAL_LCD_Clear()
|
/btstack/port/renesas-tb-s1ja-cc256x/template/btstack_example/script/ |
H A D | s1ja.ld | 12 RAM (rwx) : ORIGIN = 0x20000000, LENGTH = 0x008000 /* 32K */ 24 * with other linker script that defines memory regions FLASH and RAM. 137 /* To copy multiple ROM to RAM sections, 177 . = ORIGIN(RAM); 179 } > RAM 225 } > RAM AT > FLASH 235 } > RAM 245 } > RAM 255 } > RAM 268 } > RAM [all …]
|
/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/script/ |
H A D | fsp.ld | 16 …re) project has DEFINED RAM_NS_BUFFER_LENGTH, then emit IDAU symbols to allocate non-secure RAM. */ 75 RAM (rwx) : ORIGIN = RAM_START, LENGTH = RAM_LENGTH 92 * with other linker script that defines memory regions FLASH and RAM. 223 /* To copy multiple ROM to RAM sections, 259 __tz_RAM_S = ORIGIN(RAM); 265 . = ORIGIN(RAM); 267 } > RAM 313 } > RAM AT > FLASH 454 } > RAM 464 } > RAM [all …]
|
/btstack/port/stm32-f4discovery-cc256x/ |
H A D | STM32F407VGTx_FLASH.ld | 10 ** 1024Kbytes FLASH and 128Kbytes RAM 56 _estack = 0x20020000; /* end of RAM */ 57 /* Generate a link error if heap and stack don't fit into RAM */ 64 RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 128K 137 /* Initialized data sections goes into RAM, load LMA copy after code */ 147 } >RAM AT> FLASH 151 /* CCM-RAM section 183 } >RAM 185 /* User_heap_stack section, used to check that there is enough RAM left */ 194 } >RAM
|
H A D | ozone.jdebug | 37 * debugging a RAM program on a Cortex-M target device
|
/btstack/port/stm32-f4discovery-usb/ |
H A D | STM32F407VGTx_FLASH.ld | 10 ** 1024Kbytes FLASH and 192Kbytes RAM 56 _estack = 0x20020000; /* end of RAM */ 57 /* Generate a link error if heap and stack don't fit into RAM */ 64 RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 128K 137 /* Initialized data sections goes into RAM, load LMA copy after code */ 147 } >RAM AT> FLASH 151 /* CCM-RAM section 183 } >RAM 185 /* User_heap_stack section, used to check that there is enough RAM left */ 194 } >RAM
|
/btstack/port/stm32-l451-miromico-sx1280/ |
H A D | STM32L451REIx_FLASH.ld | 10 ** 512Kbytes FLASH and 160Kbytes RAM 56 _estack = 0x20028000; /* end of RAM */ 57 /* Generate a link error if heap and stack don't fit into RAM */ 64 RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 160K 150 /* Initialized data sections goes into RAM, load LMA copy after code */ 160 } >RAM AT> FLASH 177 } >RAM 179 /* User_heap_stack section, used to check that there is enough RAM left */ 188 } >RAM
|
/btstack/port/stm32-l073rz-nucleo-em9304/ |
H A D | STM32L073RZTx_FLASH.ld | 10 ** 192Kbytes FLASH and 20Kbytes RAM 56 _estack = 0x20005000; /* end of RAM */ 57 /* Generate a link error if heap and stack don't fit into RAM */ 64 RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 20K 136 /* Initialized data sections goes into RAM, load LMA copy after code */ 146 } >RAM AT> FLASH 163 } >RAM 165 /* User_heap_stack section, used to check that there is enough RAM left */ 174 } >RAM
|
H A D | ozone.jdebug | 35 * debugging a RAM program on a Cortex-M target device
|
/btstack/port/stm32-l476rg-nucleo-sx1280/ |
H A D | STM32L476RGTx_FLASH.ld | 10 ** 1024Kbytes FLASH and 128Kbytes RAM 56 _estack = 0x20018000; /* end of RAM */ 57 /* Generate a link error if heap and stack don't fit into RAM */ 64 RAM (xrw) : ORIGIN = 0x20000000, LENGTH = 96K 151 /* Initialized data sections goes into RAM, load LMA copy after code */ 161 } >RAM AT> FLASH 178 } >RAM 180 /* User_heap_stack section, used to check that there is enough RAM left */ 189 } >RAM
|
/btstack/port/nrf5-cinnamon/pca10040/armgcc/ |
H A D | nrf52832_xxaa.ld | 9 RAM (rwx) : ORIGIN = 0x20000000, LENGTH = 0x10000 27 } > RAM 33 } > RAM
|
/btstack/port/stm32-wb55xx-nucleo-freertos/ |
H A D | stm32wb55xx_flash_cm4.ld | 50 _estack = 0x20030000; /* end of RAM */ 51 /* Generate a link error if heap and stack don't fit into RAM */ 131 /* Initialized data sections goes into RAM, load LMA copy after code */ 160 /* User_heap_stack section, used to check that there is enough RAM left */
|
/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ |
H A D | blinky1 Debug_Flat.jlink | 41 [RAM]
|
/btstack/3rd-party/lwip/core/ |
H A D | README | 5 The focus of the lwIP TCP/IP implementation is to reduce the RAM usage 7 in embedded systems with tens of kilobytes of free RAM and room for
|
H A D | FEATURES | 3 …s lwIP suitable for use in embedded systems with tens of kilobytes of free RAM and room for around…
|
/btstack/3rd-party/hxcmod-player/ |
H A D | readme.txt | 96 Reduce it to gain some RAM space. 103 The table need 32KB of RAM.
|
/btstack/port/archive/ |
H A D | README.md | 8 …ined version of the community MSP430 gcc port, which does not support more than 64 kB of FLASH RAM.
|
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/ |
H A D | startup_stm32f410cx.s | 36 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
|
H A D | startup_stm32f410tx.s | 36 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
|
H A D | startup_stm32f411xe.s | 36 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
|
H A D | startup_stm32f401xe.s | 36 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
|
H A D | startup_stm32f401xc.s | 36 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
|
H A D | startup_stm32f410rx.s | 36 ; When debugging in RAM, it can be located in RAM, aligned to at least 2^6.
|
/btstack/port/msp432p401lp-cc256x/ |
H A D | ozone.jdebug | 96 * debugging a RAM program on a Cortex-M target device
|