Home
last modified time | relevance | path

Searched refs:vector (Results 1 – 25 of 153) sorted by relevance

1234567

/btstack/3rd-party/lc3-google/fuzz/
H A Defuzz.cc42 std::vector<T> pcm(pcm_samples); in encode()
47 frame_size, std::vector<uint8_t>(nchannels * frame_size).data()); in encode()
66 frame_size, std::vector<uint8_t>(nchannels * frame_size).data()); in encode()
H A Ddfuzz.cc64 fmt, std::vector<uint8_t>(nchannels * frame_samples * sample_bytes).data()); in LLVMFuzzerTestOneInput()
/btstack/port/archive/msp-exp430f5438-cc2564b/src/
H A Dhal_uart_dma.c296 #pragma vector=USCI_A2_VECTOR
364 #pragma vector=PORT1_VECTOR
H A Dhal_tick.c84 #pragma vector=TIMER1_A0_VECTOR
/btstack/port/archive/ez430-rf2560/src/
H A Dhal_uart_dma.c296 #pragma vector=USCI_A2_VECTOR
364 #pragma vector=PORT1_VECTOR
H A Dhal_tick.c84 #pragma vector=TIMER1_A0_VECTOR
/btstack/port/archive/msp430f5229lp-cc2564b/src/
H A Dhal_uart_dma.c309 #pragma vector=USCI_A0_VECTOR
378 #pragma vector=PORT2_VECTOR
H A Dhal_tick.c84 #pragma vector=TIMER1_A0_VECTOR
/btstack/port/renesas-tb-s1ja-cc256x/template/btstack_example/script/
H A Ds1ja.ld63 /* Even though the vector table is not 256 entries (1KB) long, we still allocate that much
67 KEEP(*(SORT_BY_NAME(.vector.*)))
173 /* If DTC is used, put the DTC vector table at the start of SRAM.
/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra_cfg/fsp_cfg/bsp/
H A Dbsp_mcu_family_cfg.h320 #define BSP_PRV_IELS_ENUM(vector) (ELC_ ## vector) argument
/btstack/port/stm32-f4discovery-usb/Drivers/CMSIS/Device/ST/STM32F4xx/Source/Templates/iar/
H A Dstartup_stm32f410cx.s4 ;* Description : STM32F410Cx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
35 ; The vector table is normally located at address 0.
38 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f410tx.s4 ;* Description : STM32F410Tx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
35 ; The vector table is normally located at address 0.
38 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f411xe.s4 ;* Description : STM32F411xExx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
35 ; The vector table is normally located at address 0.
38 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f401xe.s4 ;* Description : STM32F401xExx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
35 ; The vector table is normally located at address 0.
38 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f401xc.s4 ;* Description : STM32F401xCxx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
35 ; The vector table is normally located at address 0.
38 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f410rx.s4 ;* Description : STM32F410Rx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
35 ; The vector table is normally located at address 0.
38 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f405xx.s4 ;* Description : STM32F405xx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
34 ; The vector table is normally located at address 0.
37 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f412cx.s4 ;* Description : STM32F412Cx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
35 ; The vector table is normally located at address 0.
38 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f415xx.s4 ;* Description : STM32F415xx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
34 ; The vector table is normally located at address 0.
37 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f407xx.s4 ;* Description : STM32F407xx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
34 ; The vector table is normally located at address 0.
37 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f412rx.s4 ;* Description : STM32F412Rx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
35 ; The vector table is normally located at address 0.
38 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f417xx.s4 ;* Description : STM32F417xx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
34 ; The vector table is normally located at address 0.
37 ; it is where the SP start value is found, and the NVIC vector
H A Dstartup_stm32f427xx.s4 ;* Description : STM32F427xx devices vector table for EWARM toolchain.
8 ;* - Set the vector table entries with the exceptions ISR
34 ; The vector table is normally located at address 0.
37 ; it is where the SP start value is found, and the NVIC vector
/btstack/port/renesas-ek-ra6m4a-da14531/e2-project/ra/arm/CMSIS_5/CMSIS/Core/Include/
H A Dcore_cm0plus.h950 __STATIC_INLINE void __NVIC_SetVector(IRQn_Type IRQn, uint32_t vector) in __NVIC_SetVector() argument
954 vectors[(int32_t)IRQn + NVIC_USER_IRQ_OFFSET] = vector; in __NVIC_SetVector()
957 …*(vectors + (int32_t)IRQn) = vector; /* use pointer arithmetic to acc… in __NVIC_SetVector()
/btstack/3rd-party/lwip/core/src/api/
H A Dapi_lib.c977 struct netvector vector; in netconn_write_partly() local
978 vector.ptr = dataptr; in netconn_write_partly()
979 vector.len = size; in netconn_write_partly()
980 return netconn_write_vectors_partly(conn, &vector, 1, apiflags, bytes_written); in netconn_write_partly()
1045 API_MSG_VAR_REF(msg).msg.w.vector = vectors; in netconn_write_vectors_partly()

1234567