Home
last modified time | relevance | path

Searched refs:gcc (Results 1 – 25 of 332) sorted by relevance

12345678910>>...14

/linux-6.14.4/Documentation/translations/zh_CN/kbuild/
Dgcc-plugins.rst5 :Original: Documentation/kbuild/gcc-plugins.rst
31 .. [1] https://gcc.gnu.org/onlinedocs/gccint/Plugins.html
32 .. [2] https://gcc.gnu.org/onlinedocs/gccint/Plugin-API.html#Plugin-API
33 .. [3] https://gcc.gnu.org/onlinedocs/gccint/GIMPLE.html
34 .. [4] https://gcc.gnu.org/onlinedocs/gccint/IPA.html
35 .. [5] https://gcc.gnu.org/onlinedocs/gccint/RTL.html
62 **$(src)/scripts/gcc-plugins**
66 **$(src)/scripts/gcc-plugins/gcc-common.h**
71 **$(src)/scripts/gcc-plugins/gcc-generate-gimple-pass.h,
72 $(src)/scripts/gcc-plugins/gcc-generate-ipa-pass.h,
[all …]
/linux-6.14.4/arch/arm64/boot/dts/qcom/
Dipq9574.dtsi11 #include <dt-bindings/clock/qcom,ipq9574-gcc.h>
14 #include <dt-bindings/reset/qcom,ipq9574-gcc.h>
246 clocks = <&gcc GCC_PCIE0_AUX_CLK>,
247 <&gcc GCC_PCIE0_AHB_CLK>,
248 <&gcc GCC_PCIE0_PIPE_CLK>;
251 assigned-clocks = <&gcc GCC_PCIE0_AUX_CLK>;
254 resets = <&gcc GCC_PCIE0_PHY_BCR>,
255 <&gcc GCC_PCIE0PHY_PHY_BCR>;
269 clocks = <&gcc GCC_PCIE2_AUX_CLK>,
270 <&gcc GCC_PCIE2_AHB_CLK>,
[all …]
Dipq8074.dtsi7 #include <dt-bindings/clock/qcom,gcc-ipq8074.h>
130 clocks = <&gcc GCC_USB1_AUX_CLK>,
132 <&gcc GCC_USB1_PHY_CFG_AHB_CLK>,
133 <&gcc GCC_USB1_PIPE_CLK>;
142 resets = <&gcc GCC_USB1_PHY_BCR>,
143 <&gcc GCC_USB3PHY_1_PHY_BCR>;
155 clocks = <&gcc GCC_USB1_PHY_CFG_AHB_CLK>,
159 resets = <&gcc GCC_QUSB2_1_PHY_BCR>;
167 clocks = <&gcc GCC_USB0_AUX_CLK>,
169 <&gcc GCC_USB0_PHY_CFG_AHB_CLK>,
[all …]
Dipq6018.dtsi9 #include <dt-bindings/clock/qcom,gcc-ipq6018.h>
10 #include <dt-bindings/reset/qcom,gcc-ipq6018.h>
241 clocks = <&gcc GCC_USB1_PHY_CFG_AHB_CLK>,
245 resets = <&gcc GCC_QUSB2_1_PHY_BCR>;
253 clocks = <&gcc GCC_USB0_AUX_CLK>,
255 <&gcc GCC_USB0_PHY_CFG_AHB_CLK>,
256 <&gcc GCC_USB0_PIPE_CLK>;
265 resets = <&gcc GCC_USB0_PHY_BCR>,
266 <&gcc GCC_USB3PHY_0_PHY_BCR>;
278 clocks = <&gcc GCC_USB0_PHY_CFG_AHB_CLK>,
[all …]
Dipq5424.dtsi10 #include <dt-bindings/clock/qcom,ipq5424-gcc.h>
11 #include <dt-bindings/reset/qcom,ipq5424-gcc.h>
158 clocks = <&gcc GCC_PRNG_AHB_CLK>;
187 gcc: clock-controller@1800000 { label
188 compatible = "qcom,ipq5424-gcc";
217 clocks = <&gcc GCC_QUPV3_AHB_MST_CLK>,
218 <&gcc GCC_QUPV3_AHB_SLV_CLK>;
226 clocks = <&gcc GCC_QUPV3_UART1_CLK>;
234 clocks = <&gcc GCC_QUPV3_SPI0_CLK>;
245 clocks = <&gcc GCC_QUPV3_SPI1_CLK>;
[all …]
Dsc8180x.dtsi8 #include <dt-bindings/clock/qcom,gcc-sc8180x.h>
782 gcc: clock-controller@100000 { label
783 compatible = "qcom,gcc-sc8180x";
800 clocks = <&gcc GCC_QUPV3_WRAP_0_M_AHB_CLK>,
801 <&gcc GCC_QUPV3_WRAP_0_S_AHB_CLK>;
812 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
827 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
841 clocks = <&gcc GCC_QUPV3_WRAP0_S0_CLK>;
853 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
868 clocks = <&gcc GCC_QUPV3_WRAP0_S1_CLK>;
[all …]
Dsc8280xp.dtsi8 #include <dt-bindings/clock/qcom,gcc-sc8280xp.h>
799 clocks = <&gcc GCC_EMAC0_AXI_CLK>,
800 <&gcc GCC_EMAC0_SLV_AHB_CLK>,
801 <&gcc GCC_EMAC0_PTP_CLK>,
802 <&gcc GCC_EMAC0_RGMII_CLK>;
813 power-domains = <&gcc EMAC_0_GDSC>;
823 gcc: clock-controller@100000 { label
824 compatible = "qcom,gcc-sc8280xp";
889 clocks = <&gcc GCC_QUPV3_WRAP_2_M_AHB_CLK>,
890 <&gcc GCC_QUPV3_WRAP_2_S_AHB_CLK>;
[all …]
Dqcs404.dtsi7 #include <dt-bindings/clock/qcom,gcc-qcs404.h>
316 clocks = <&gcc GCC_CDSP_CFG_AHB_CLK>;
334 <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>,
335 <&gcc GCC_USB3_PHY_PIPE_CLK>;
337 resets = <&gcc GCC_USB3_PHY_BCR>,
338 <&gcc GCC_USB3PHY_PHY_BCR>;
348 <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>,
349 <&gcc GCC_USB2A_PHY_SLEEP_CLK>;
351 resets = <&gcc GCC_USB_HS_PHY_CFG_AHB_BCR>,
352 <&gcc GCC_USB2A_PHY_BCR>;
[all …]
Dmsm8976.dtsi9 #include <dt-bindings/clock/qcom,gcc-msm8976.h>
209 clocks = <&gcc GCC_CRYPTO_CLK>,
210 <&gcc GCC_CRYPTO_AXI_CLK>,
211 <&gcc GCC_CRYPTO_AHB_CLK>;
475 clocks = <&gcc GCC_PRNG_AHB_CLK>;
489 <&gcc GCC_USB_HS_PHY_CFG_AHB_CLK>,
490 <&gcc GCC_USB2A_PHY_SLEEP_CLK>;
492 resets = <&gcc RST_QUSB2_PHY_BCR>,
493 <&gcc RST_USB2_HS_PHY_ONLY_BCR>;
815 gcc: clock-controller@1800000 { label
[all …]
Dmsm8953.dtsi4 #include <dt-bindings/clock/qcom,gcc-msm8953.h>
169 clocks = <&gcc GCC_CRYPTO_CLK>,
170 <&gcc GCC_CRYPTO_AXI_CLK>,
171 <&gcc GCC_CRYPTO_AHB_CLK>;
455 clocks = <&gcc GCC_USB_PHY_CFG_AHB_CLK>,
456 <&gcc GCC_QUSB_REF_CLK>;
461 resets = <&gcc GCC_QUSB2_PHY_BCR>;
469 clocks = <&gcc GCC_PRNG_AHB_CLK>;
802 gcc: clock-controller@1800000 { label
803 compatible = "qcom,gcc-msm8953";
[all …]
Dipq5332.dtsi9 #include <dt-bindings/clock/qcom,ipq5332-gcc.h>
161 clocks = <&gcc GCC_USB0_PHY_CFG_AHB_CLK>;
163 resets = <&gcc GCC_QUSB2_0_PHY_BCR>;
185 clocks = <&gcc GCC_PRNG_AHB_CLK>;
207 gcc: clock-controller@1800000 { label
208 compatible = "qcom,ipq5332-gcc";
239 clocks = <&gcc GCC_SDCC1_AHB_CLK>,
240 <&gcc GCC_SDCC1_APPS_CLK>,
250 clocks = <&gcc GCC_BLSP1_AHB_CLK>;
260 clocks = <&gcc GCC_BLSP1_UART1_APPS_CLK>,
[all …]
/linux-6.14.4/scripts/
DMakefile.gcc-plugins3 gcc-plugin-$(CONFIG_GCC_PLUGIN_LATENT_ENTROPY) += latent_entropy_plugin.so
4 gcc-plugin-cflags-$(CONFIG_GCC_PLUGIN_LATENT_ENTROPY) \
11 gcc-plugin-$(CONFIG_GCC_PLUGIN_STRUCTLEAK) += structleak_plugin.so
12 gcc-plugin-cflags-$(CONFIG_GCC_PLUGIN_STRUCTLEAK_VERBOSE) \
14 gcc-plugin-cflags-$(CONFIG_GCC_PLUGIN_STRUCTLEAK_BYREF) \
16 gcc-plugin-cflags-$(CONFIG_GCC_PLUGIN_STRUCTLEAK_BYREF_ALL) \
22 gcc-plugin-cflags-$(CONFIG_GCC_PLUGIN_STRUCTLEAK) \
25 gcc-plugin-$(CONFIG_GCC_PLUGIN_STACKLEAK) += stackleak_plugin.so
26 gcc-plugin-cflags-$(CONFIG_GCC_PLUGIN_STACKLEAK) \
28 gcc-plugin-cflags-$(CONFIG_GCC_PLUGIN_STACKLEAK) \
[all …]
/linux-6.14.4/drivers/clk/qcom/
DMakefile21 obj-$(CONFIG_APQ_GCC_8084) += gcc-apq8084.o
26 obj-$(CONFIG_CLK_X1E80100_GCC) += gcc-x1e80100.o
34 obj-$(CONFIG_IPQ_GCC_4019) += gcc-ipq4019.o
35 obj-$(CONFIG_IPQ_GCC_5018) += gcc-ipq5018.o
36 obj-$(CONFIG_IPQ_GCC_5332) += gcc-ipq5332.o
37 obj-$(CONFIG_IPQ_GCC_5424) += gcc-ipq5424.o
38 obj-$(CONFIG_IPQ_GCC_6018) += gcc-ipq6018.o
39 obj-$(CONFIG_IPQ_GCC_806X) += gcc-ipq806x.o
40 obj-$(CONFIG_IPQ_GCC_8074) += gcc-ipq8074.o
41 obj-$(CONFIG_IPQ_GCC_9574) += gcc-ipq9574.o
[all …]
/linux-6.14.4/arch/arm/boot/dts/qcom/
Dqcom-ipq4019.dtsi8 #include <dt-bindings/clock/qcom,gcc-ipq4019.h>
54 clocks = <&gcc GCC_APPS_CLK_SRC>;
68 clocks = <&gcc GCC_APPS_CLK_SRC>;
82 clocks = <&gcc GCC_APPS_CLK_SRC>;
96 clocks = <&gcc GCC_APPS_CLK_SRC>;
187 gcc: clock-controller@1800000 { label
188 compatible = "qcom,gcc-ipq4019";
199 clocks = <&gcc GCC_PRNG_AHB_CLK>;
232 clocks = <&gcc GCC_SDCC1_AHB_CLK>,
233 <&gcc GCC_SDCC1_APPS_CLK>,
[all …]
Dqcom-ipq8064.dtsi7 #include <dt-bindings/clock/qcom,gcc-ipq806x.h>
10 #include <dt-bindings/reset/qcom,gcc-ipq806x.h>
360 clocks = <&gcc RPM_MSG_RAM_H_CLK>;
499 gcc: clock-controller@900000 { label
500 compatible = "qcom,gcc-ipq8064", "syscon";
556 compatible = "qcom,kpss-gcc-ipq8064", "qcom,kpss-gcc", "syscon";
558 clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
566 clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
580 clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
601 clocks = <&gcc USB30_0_MASTER_CLK>;
[all …]
Dqcom-msm8660.dtsi6 #include <dt-bindings/clock/qcom,gcc-msm8660.h>
22 enable-method = "qcom,gcc-msm8660";
30 enable-method = "qcom,gcc-msm8660";
113 gcc: clock-controller@900000 { label
114 compatible = "qcom,gcc-msm8660";
126 clocks = <&gcc GSBI1_H_CLK>;
140 clocks = <&gcc GSBI1_QUP_CLK>, <&gcc GSBI1_H_CLK>;
152 clocks = <&gcc GSBI3_H_CLK>;
165 clocks = <&gcc GSBI3_QUP_CLK>, <&gcc GSBI3_H_CLK>;
177 clocks = <&gcc GSBI6_H_CLK>;
[all …]
Dqcom-mdm9615.dtsi12 #include <dt-bindings/clock/qcom,gcc-mdm9615.h>
14 #include <dt-bindings/reset/qcom,gcc-mdm9615.h>
102 gcc: clock-controller@900000 { label
103 compatible = "qcom,gcc-mdm9615";
117 <&gcc PLL4_VOTE>,
133 compatible = "qcom,kpss-gcc-mdm9615", "qcom,kpss-gcc", "syscon";
140 clocks = <&gcc PRNG_CLK>;
142 assigned-clocks = <&gcc PRNG_CLK>;
150 clocks = <&gcc GSBI2_H_CLK>;
164 clocks = <&gcc GSBI2_QUP_CLK>, <&gcc GSBI2_H_CLK>;
[all …]
Dqcom-msm8960.dtsi5 #include <dt-bindings/clock/qcom,gcc-msm8960.h>
6 #include <dt-bindings/reset/qcom,gcc-msm8960.h>
129 gcc: clock-controller@900000 { label
130 compatible = "qcom,gcc-msm8960";
146 <&gcc PLL4_VOTE>,
168 <&gcc PLL3>,
169 <&gcc PLL8_VOTE>,
186 compatible = "qcom,kpss-gcc-msm8960", "qcom,kpss-gcc", "syscon";
188 clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
207 clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
[all …]
Dqcom-apq8064.dtsi4 #include <dt-bindings/clock/qcom,gcc-msm8960.h>
6 #include <dt-bindings/reset/qcom,gcc-msm8960.h>
335 clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
344 clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
353 clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
362 clocks = <&gcc PLL8_VOTE>, <&pxo_board>;
418 clocks = <&gcc GSBI1_H_CLK>;
431 clocks = <&gcc GSBI1_UART_CLK>, <&gcc GSBI1_H_CLK>;
443 clocks = <&gcc GSBI1_QUP_CLK>, <&gcc GSBI1_H_CLK>;
457 clocks = <&gcc GSBI2_H_CLK>;
[all …]
Dqcom-sdx55.dtsi9 #include <dt-bindings/clock/qcom,gcc-sdx55.h>
196 gcc: clock-controller@100000 { label
197 compatible = "qcom,gcc-sdx55";
210 clocks = <&gcc 30>,
211 <&gcc 9>;
226 resets = <&gcc GCC_QUSB2PHY_BCR>;
233 clocks = <&gcc GCC_USB3_PHY_AUX_CLK>,
234 <&gcc GCC_USB3_PRIM_CLKREF_CLK>,
235 <&gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>,
236 <&gcc GCC_USB3_PHY_PIPE_CLK>;
[all …]
Dqcom-sdx65.dtsi9 #include <dt-bindings/clock/qcom,gcc-sdx65.h>
204 gcc: clock-controller@100000 { label
205 compatible = "qcom,gcc-sdx65";
226 clocks = <&gcc GCC_BLSP1_UART3_APPS_CLK>, <&gcc GCC_BLSP1_AHB_CLK>;
238 resets = <&gcc GCC_QUSB2PHY_BCR>;
246 clocks = <&gcc GCC_USB3_PHY_AUX_CLK>,
247 <&gcc GCC_USB3_PRIM_CLKREF_EN>,
248 <&gcc GCC_USB_PHY_CFG_AHB2PHY_CLK>,
249 <&gcc GCC_USB3_PHY_PIPE_CLK>;
258 resets = <&gcc GCC_USB3_PHY_BCR>,
[all …]
/linux-6.14.4/Documentation/kbuild/
Dgcc-plugins.rst26 .. [1] https://gcc.gnu.org/onlinedocs/gccint/Plugins.html
27 .. [2] https://gcc.gnu.org/onlinedocs/gccint/Plugin-API.html#Plugin-API
28 .. [3] https://gcc.gnu.org/onlinedocs/gccint/GIMPLE.html
29 .. [4] https://gcc.gnu.org/onlinedocs/gccint/IPA.html
30 .. [5] https://gcc.gnu.org/onlinedocs/gccint/RTL.html
64 **$(src)/scripts/gcc-plugins**
68 **$(src)/scripts/gcc-plugins/gcc-common.h**
71 It should be always included instead of individual gcc headers.
73 **$(src)/scripts/gcc-plugins/gcc-generate-gimple-pass.h,
74 $(src)/scripts/gcc-plugins/gcc-generate-ipa-pass.h,
[all …]
/linux-6.14.4/Documentation/translations/zh_TW/process/
Dprogramming-language.rst14 內核是用C語言 :ref:`c-language <tw_c-language>` 編寫的。更準確地說，內核通常是用 :ref:`gcc <tw_gcc>`
15 在 ``-std=gnu11`` :ref:`gcc-c-dialect-options <tw_gcc-c-dialect-options>` 下編譯的：ISO C11的 GNU 方言
25 在整個內核中使用的一個常見擴展是屬性（attributes） :ref:`gcc-attribute-syntax <tw_gcc-attribute-syntax>`
43 gcc
44 https://gcc.gnu.org
59 https://gcc.gnu.org/onlinedocs/gcc/C-Dialect-Options.html
64 https://gcc.gnu.org/onlinedocs/gcc/C-Extensions.html
68 gcc-attribute-syntax
69 https://gcc.gnu.org/onlinedocs/gcc/Attribute-Syntax.html
/linux-6.14.4/Documentation/devicetree/bindings/net/
Dqcom-emac.txt41 clocks = <&gcc 0>, <&gcc 1>, <&gcc 3>, <&gcc 4>, <&gcc 5>,
42 <&gcc 6>, <&gcc 7>;
90 clocks = <&gcc 0>, <&gcc 1>, <&gcc 3>, <&gcc 4>, <&gcc 5>,
91 <&gcc 6>, <&gcc 7>;
/linux-6.14.4/Documentation/translations/sp_SP/process/
Dprogramming-language.rst12 Más concretamente, el kernel normalmente se compila con ``gcc`` [sp-gcc]_
13 bajo ``-std=gnu11`` [sp-gcc-c-dialect-options]_: el dialecto GNU de ISO C11.
28 [sp-gcc-attribute-syntax]_. Los atributos permiten introducir semántica
47 .. [sp-gcc] https://gcc.gnu.org
50 .. [sp-gcc-c-dialect-options] https://gcc.gnu.org/onlinedocs/gcc/C-Dialect-Options.html
51 .. [sp-gnu-extensions] https://gcc.gnu.org/onlinedocs/gcc/C-Extensions.html
52 .. [sp-gcc-attribute-syntax] https://gcc.gnu.org/onlinedocs/gcc/Attribute-Syntax.html

12345678910>>...14