Searched +full:slew +full:- +full:rate (Results 1 – 25 of 216) sorted by relevance
123456789
/linux-6.14.4/arch/arm/boot/dts/nxp/lpc/ |
D | lpc4357-myd-lpc4357.dts | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * MYIR Tech MYD-LPC4357 Development Board with 800x480 7" TFT panel 5 * Copyright (C) 2016-2018 Vladimir Zapolskiy <[email protected]> 8 /dts-v1/; 13 #include <dt-bindings/gpio/gpio.h> 17 compatible = "myir,myd-lpc4357", "nxp,lpc4357"; 20 stdout-path = "serial3:115200n8"; 29 compatible = "gpio-leds"; 30 pinctrl-names = "default"; 31 pinctrl-0 = <&led_pins>; [all …]
|
D | lpc4357-ea4357-devkit.dts | 9 * Released under the terms of 3-clause BSD License 13 /dts-v1/; 18 #include "dt-bindings/input/input.h" 19 #include "dt-bindings/gpio/gpio.h" 23 compatible = "ea,lpc4357-developers-kit", "nxp,lpc4357", "nxp,lpc4350"; 33 stdout-path = &uart0; 42 compatible = "regulator-fixed"; 43 regulator-name = "3v3-supply"; 44 regulator-min-microvolt = <3300000>; 45 regulator-max-microvolt = <3300000>; [all …]
|
D | lpc4350-hitex-eval.dts | 9 * Released under the terms of 3-clause BSD License 13 /dts-v1/; 18 #include "dt-bindings/input/input.h" 19 #include "dt-bindings/gpio/gpio.h" 23 compatible = "hitex,lpc4350-eval-board", "nxp,lpc4350"; 33 stdout-path = &uart0; 42 compatible = "gpio-keys-polled"; 43 poll-interval = <100>; 97 compatible = "gpio-leds"; 102 linux,default-trigger = "heartbeat"; [all …]
|
D | lpc4337-ciaa.dts | 2 * CIAA NXP LPC4337 (http://www.proyecto-ciaa.com.ar) 4 * Copyright (C) 2015 VanguardiaSur - www.vanguardiasur.com.ar 9 * Released under the terms of 3-clause BSD License 12 /dts-v1/; 17 #include "dt-bindings/gpio/gpio.h" 30 stdout-path = &uart2; 40 enet_rmii_pins: enet-rmii-pins { 44 slew-rate = <1>; 45 bias-disable; 46 input-enable; [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/xilinx/ |
D | zynqmp-zc1751-xm019-dc5.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * dts file for Xilinx ZynqMP zc1751-xm019-dc5 5 * (C) Copyright 2015 - 2021, Xilinx, Inc. 11 /dts-v1/; 14 #include "zynqmp-clk-ccf.dtsi" 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> 19 model = "ZynqMP zc1751-xm019-dc5 RevA"; 20 compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp"; 33 stdout-path = "serial0:115200n8"; [all …]
|
D | zynqmp-zc1751-xm015-dc1.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * dts file for Xilinx ZynqMP zc1751-xm015-dc1 5 * (C) Copyright 2015 - 2022, Xilinx, Inc. 6 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc. 11 /dts-v1/; 14 #include "zynqmp-clk-ccf.dtsi" 15 #include <dt-bindings/phy/phy.h> 16 #include <dt-bindings/gpio/gpio.h> 17 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> 20 model = "ZynqMP zc1751-xm015-dc1 RevA"; [all …]
|
D | zynqmp-zc1751-xm016-dc2.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 3 * dts file for Xilinx ZynqMP zc1751-xm016-dc2 5 * (C) Copyright 2015 - 2022, Xilinx, Inc. 6 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc. 11 /dts-v1/; 14 #include "zynqmp-clk-ccf.dtsi" 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> 19 model = "ZynqMP zc1751-xm016-dc2 RevA"; 20 compatible = "xlnx,zynqmp-zc1751", "xlnx,zynqmp"; [all …]
|
D | zynqmp-zcu104-revA.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 5 * (C) Copyright 2017 - 2022, Xilinx, Inc. 6 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc. 11 /dts-v1/; 14 #include "zynqmp-clk-ccf.dtsi" 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> 17 #include <dt-bindings/phy/phy.h> 21 compatible = "xlnx,zynqmp-zcu104-revA", "xlnx,zynqmp-zcu104", "xlnx,zynqmp"; 38 stdout-path = "serial0:115200n8"; [all …]
|
D | zynqmp-sck-kv-g-revB.dtso | 1 // SPDX-License-Identifier: GPL-2.0 5 * (C) Copyright 2020 - 2022, Xilinx, Inc. 6 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc. 11 #include <dt-bindings/gpio/gpio.h> 12 #include <dt-bindings/net/ti-dp83867.h> 13 #include <dt-bindings/phy/phy.h> 14 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> 16 /dts-v1/; 20 compatible = "xlnx,zynqmp-sk-kv260-rev2", 21 "xlnx,zynqmp-sk-kv260-rev1", [all …]
|
D | zynqmp-zcu100-revC.dts | 1 // SPDX-License-Identifier: GPL-2.0+ 5 * (C) Copyright 2016 - 2022, Xilinx, Inc. 6 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc. 12 /dts-v1/; 15 #include "zynqmp-clk-ccf.dtsi" 16 #include <dt-bindings/input/input.h> 17 #include <dt-bindings/interrupt-controller/irq.h> 18 #include <dt-bindings/gpio/gpio.h> 19 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> 20 #include <dt-bindings/phy/phy.h> [all …]
|
D | zynqmp-zcu104-revC.dts | 1 // SPDX-License-Identifier: GPL-2.0 5 * (C) Copyright 2017 - 2022, Xilinx, Inc. 6 * (C) Copyright 2022 - 2023, Advanced Micro Devices, Inc. 11 /dts-v1/; 14 #include "zynqmp-clk-ccf.dtsi" 15 #include <dt-bindings/gpio/gpio.h> 16 #include <dt-bindings/pinctrl/pinctrl-zynqmp.h> 17 #include <dt-bindings/phy/phy.h> 21 compatible = "xlnx,zynqmp-zcu104-revC", "xlnx,zynqmp-zcu104", "xlnx,zynqmp"; 38 stdout-path = "serial0:115200n8"; [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/freescale/ |
D | s32g2.dtsi | 1 // SPDX-License-Identifier: GPL-2.0-or-later OR MIT 6 * Copyright 2017-2021, 2024 NXP 9 #include <dt-bindings/interrupt-controller/arm-gic.h> 13 interrupt-parent = <&gic>; 14 #address-cells = <2>; 15 #size-cells = <2>; 17 reserved-memory { 18 #address-cells = <2>; 19 #size-cells = <2>; 23 compatible = "arm,scmi-shmem"; [all …]
|
D | s32g3.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright 2021-2024 NXP 7 * Andra-Teodora Ilie <[email protected]> 10 #include <dt-bindings/interrupt-controller/arm-gic.h> 14 interrupt-parent = <&gic>; 15 #address-cells = <0x02>; 16 #size-cells = <0x02>; 19 #address-cells = <1>; 20 #size-cells = <0>; 22 cpu-map { [all …]
|
/linux-6.14.4/arch/arm/boot/dts/st/ |
D | stm32mp13-pinctrl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2021 - All Rights Reserved 6 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 9 /omit-if-no-ref/ 10 adc1_pins_a: adc1-pins-0 { 16 /omit-if-no-ref/ 17 adc1_usb_cc_pins_a: adc1-usb-cc-pins-0 { 24 /omit-if-no-ref/ 25 adc1_usb_cc_pins_b: adc1-usb-cc-pins-1 { 32 /omit-if-no-ref/ [all …]
|
D | stm32h7-pinctrl.dtsi | 2 * Copyright 2017 - Alexandre Torgue <[email protected]> 4 * This file is dual-licensed: you can use it either under the terms 43 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 47 i2c1_pins_a: i2c1-0 { 51 bias-disable; 52 drive-open-drain; 53 slew-rate = <0>; 57 ethernet_rmii: rmii-0 { 68 slew-rate = <2>; 72 sdmmc1_b4_pins_a: sdmmc1-b4-0 { [all …]
|
D | stm32mp15-pinctrl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 6 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 9 /omit-if-no-ref/ 10 adc1_ain_pins_a: adc1-ain-0 { 21 /omit-if-no-ref/ 22 adc1_in6_pins_a: adc1-in6-0 { 28 /omit-if-no-ref/ 29 adc12_ain_pins_a: adc12-ain-0 { 38 /omit-if-no-ref/ [all …]
|
D | stm32f7-pinctrl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0+ OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2017 - All Rights Reserved 7 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 8 #include <dt-bindings/mfd/stm32f7-rcc.h> 13 #address-cells = <1>; 14 #size-cells = <1>; 16 interrupt-parent = <&exti>; 20 gpio-controller; 21 #gpio-cells = <2>; 22 interrupt-controller; [all …]
|
D | stm32f4-pinctrl.dtsi | 2 * Copyright 2017 - Alexandre Torgue <[email protected]> 4 * This file is dual-licensed: you can use it either under the terms 43 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 44 #include <dt-bindings/mfd/stm32f4-rcc.h> 49 #address-cells = <1>; 50 #size-cells = <1>; 52 interrupt-parent = <&exti>; 56 gpio-controller; 57 #gpio-cells = <2>; 58 interrupt-controller; [all …]
|
/linux-6.14.4/arch/arm64/boot/dts/st/ |
D | stm32mp25-pinctrl.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0-or-later OR BSD-3-Clause) 3 * Copyright (C) STMicroelectronics 2023 - All Rights Reserved 6 #include <dt-bindings/pinctrl/stm32-pinfunc.h> 9 eth2_rgmii_pins_a: eth2-rgmii-0 { 16 bias-disable; 17 drive-push-pull; 18 slew-rate = <3>; 24 bias-disable; 25 drive-push-pull; 26 slew-rate = <3>; [all …]
|
/linux-6.14.4/arch/riscv/boot/dts/thead/ |
D | th1520-beaglev-ahead.dts | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 7 /dts-v1/; 10 #include <dt-bindings/gpio/gpio.h> 11 #include <dt-bindings/leds/common.h> 15 compatible = "beagle,beaglev-ahead", "thead,th1520"; 35 stdout-path = "serial0:115200n8"; 44 pinctrl-names = "default"; 45 pinctrl-0 = <&led_pins>; 46 compatible = "gpio-leds"; 48 led-1 { [all …]
|
D | th1520-lichee-module-4a.dtsi | 1 // SPDX-License-Identifier: (GPL-2.0 OR MIT) 6 /dts-v1/; 12 compatible = "sipeed,lichee-module-4a", "thead,th1520"; 26 clock-frequency = <24000000>; 30 clock-frequency = <32768>; 34 gpio-line-names = "", "", "", 44 bus-width = <8>; 45 max-frequency = <198000000>; 46 mmc-hs400-1_8v; 47 non-removable; [all …]
|
/linux-6.14.4/arch/arm/boot/dts/xilinx/ |
D | zynq-zc706.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2011 - 2014 Xilinx 6 /dts-v1/; 7 #include "zynq-7000.dtsi" 11 compatible = "xlnx,zynq-zc706", "xlnx,zynq-7000"; 27 stdout-path = "serial0:115200n8"; 31 compatible = "usb-nop-xceiv"; 32 #phy-cells = <0>; 37 ps-clk-frequency = <33333333>; 42 phy-mode = "rgmii-id"; [all …]
|
D | zynq-zc702.dts | 1 // SPDX-License-Identifier: GPL-2.0 3 * Copyright (C) 2011 - 2014 Xilinx 6 /dts-v1/; 7 #include "zynq-7000.dtsi" 8 #include <dt-bindings/gpio/gpio.h> 12 compatible = "xlnx,zynq-zc702", "xlnx,zynq-7000"; 28 stdout-path = "serial0:115200n8"; 31 gpio-keys { 32 compatible = "gpio-keys"; 34 switch-14 { [all …]
|
/linux-6.14.4/Documentation/devicetree/bindings/pinctrl/ |
D | canaan,k230-pinctrl.yaml | 1 # SPDX-License-Identifier: GPL-2.0-only OR BSD-2-Clause 3 --- 4 $id: http://devicetree.org/schemas/pinctrl/canaan,k230-pinctrl.yaml# 5 $schema: http://devicetree.org/meta-schemas/core.yaml# 10 - Ze Huang <[email protected]> 15 performed on a per-pin basis. 19 const: canaan,k230-pinctrl 25 '-pins$': 33 '-cfg$': 36 - $ref: /schemas/pinctrl/pincfg-node.yaml [all …]
|
/linux-6.14.4/arch/riscv/boot/dts/starfive/ |
D | jh7100-common.dtsi | 1 // SPDX-License-Identifier: GPL-2.0 OR MIT 7 /dts-v1/; 9 #include <dt-bindings/gpio/gpio.h> 10 #include <dt-bindings/leds/common.h> 11 #include <dt-bindings/pinctrl/pinctrl-starfive-jh7100.h> 21 stdout-path = "serial0:115200n8"; 25 timebase-frequency = <6250000>; 34 compatible = "gpio-leds"; 36 led-ack { 40 linux,default-trigger = "heartbeat"; [all …]
|
123456789