xref: /aosp_15_r20/external/libopus/silk/arm/macros_armv4.h (revision a58d3d2adb790c104798cd88c8a3aff4fa8b82cc)
1*a58d3d2aSXin Li /***********************************************************************
2*a58d3d2aSXin Li Copyright (C) 2013 Xiph.Org Foundation and contributors.
3*a58d3d2aSXin Li Redistribution and use in source and binary forms, with or without
4*a58d3d2aSXin Li modification, are permitted provided that the following conditions
5*a58d3d2aSXin Li are met:
6*a58d3d2aSXin Li - Redistributions of source code must retain the above copyright notice,
7*a58d3d2aSXin Li this list of conditions and the following disclaimer.
8*a58d3d2aSXin Li - Redistributions in binary form must reproduce the above copyright
9*a58d3d2aSXin Li notice, this list of conditions and the following disclaimer in the
10*a58d3d2aSXin Li documentation and/or other materials provided with the distribution.
11*a58d3d2aSXin Li - Neither the name of Internet Society, IETF or IETF Trust, nor the
12*a58d3d2aSXin Li names of specific contributors, may be used to endorse or promote
13*a58d3d2aSXin Li products derived from this software without specific prior written
14*a58d3d2aSXin Li permission.
15*a58d3d2aSXin Li THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS"
16*a58d3d2aSXin Li AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE
17*a58d3d2aSXin Li IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE
18*a58d3d2aSXin Li ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT OWNER OR CONTRIBUTORS BE
19*a58d3d2aSXin Li LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
20*a58d3d2aSXin Li CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
21*a58d3d2aSXin Li SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR BUSINESS
22*a58d3d2aSXin Li INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN
23*a58d3d2aSXin Li CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE)
24*a58d3d2aSXin Li ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE
25*a58d3d2aSXin Li POSSIBILITY OF SUCH DAMAGE.
26*a58d3d2aSXin Li ***********************************************************************/
27*a58d3d2aSXin Li 
28*a58d3d2aSXin Li #ifndef SILK_MACROS_ARMv4_H
29*a58d3d2aSXin Li #define SILK_MACROS_ARMv4_H
30*a58d3d2aSXin Li 
31*a58d3d2aSXin Li /* This macro only avoids the undefined behaviour from a left shift of
32*a58d3d2aSXin Li    a negative value. It should only be used in macros that can't include
33*a58d3d2aSXin Li    SigProc_FIX.h. In other cases, use silk_LSHIFT32(). */
34*a58d3d2aSXin Li #define SAFE_SHL(a,b) ((opus_int32)((opus_uint32)(a) << (b)))
35*a58d3d2aSXin Li 
36*a58d3d2aSXin Li /* (a32 * (opus_int32)((opus_int16)(b32))) >> 16 output have to be 32bit int */
37*a58d3d2aSXin Li #undef silk_SMULWB
silk_SMULWB_armv4(opus_int32 a,opus_int16 b)38*a58d3d2aSXin Li static OPUS_INLINE opus_int32 silk_SMULWB_armv4(opus_int32 a, opus_int16 b)
39*a58d3d2aSXin Li {
40*a58d3d2aSXin Li   unsigned rd_lo;
41*a58d3d2aSXin Li   int rd_hi;
42*a58d3d2aSXin Li   __asm__(
43*a58d3d2aSXin Li       "#silk_SMULWB\n\t"
44*a58d3d2aSXin Li       "smull %0, %1, %2, %3\n\t"
45*a58d3d2aSXin Li       : "=&r"(rd_lo), "=&r"(rd_hi)
46*a58d3d2aSXin Li       : "%r"(a), "r"(SAFE_SHL(b,16))
47*a58d3d2aSXin Li   );
48*a58d3d2aSXin Li   return rd_hi;
49*a58d3d2aSXin Li }
50*a58d3d2aSXin Li #define silk_SMULWB(a, b) (silk_SMULWB_armv4(a, b))
51*a58d3d2aSXin Li 
52*a58d3d2aSXin Li /* a32 + (b32 * (opus_int32)((opus_int16)(c32))) >> 16 output have to be 32bit int */
53*a58d3d2aSXin Li #undef silk_SMLAWB
54*a58d3d2aSXin Li #define silk_SMLAWB(a, b, c) ((a) + silk_SMULWB(b, c))
55*a58d3d2aSXin Li 
56*a58d3d2aSXin Li /* (a32 * (b32 >> 16)) >> 16 */
57*a58d3d2aSXin Li #undef silk_SMULWT
silk_SMULWT_armv4(opus_int32 a,opus_int32 b)58*a58d3d2aSXin Li static OPUS_INLINE opus_int32 silk_SMULWT_armv4(opus_int32 a, opus_int32 b)
59*a58d3d2aSXin Li {
60*a58d3d2aSXin Li   unsigned rd_lo;
61*a58d3d2aSXin Li   int rd_hi;
62*a58d3d2aSXin Li   __asm__(
63*a58d3d2aSXin Li       "#silk_SMULWT\n\t"
64*a58d3d2aSXin Li       "smull %0, %1, %2, %3\n\t"
65*a58d3d2aSXin Li       : "=&r"(rd_lo), "=&r"(rd_hi)
66*a58d3d2aSXin Li       : "%r"(a), "r"(b&~0xFFFF)
67*a58d3d2aSXin Li   );
68*a58d3d2aSXin Li   return rd_hi;
69*a58d3d2aSXin Li }
70*a58d3d2aSXin Li #define silk_SMULWT(a, b) (silk_SMULWT_armv4(a, b))
71*a58d3d2aSXin Li 
72*a58d3d2aSXin Li /* a32 + (b32 * (c32 >> 16)) >> 16 */
73*a58d3d2aSXin Li #undef silk_SMLAWT
74*a58d3d2aSXin Li #define silk_SMLAWT(a, b, c) ((a) + silk_SMULWT(b, c))
75*a58d3d2aSXin Li 
76*a58d3d2aSXin Li /* (a32 * b32) >> 16 */
77*a58d3d2aSXin Li #undef silk_SMULWW
silk_SMULWW_armv4(opus_int32 a,opus_int32 b)78*a58d3d2aSXin Li static OPUS_INLINE opus_int32 silk_SMULWW_armv4(opus_int32 a, opus_int32 b)
79*a58d3d2aSXin Li {
80*a58d3d2aSXin Li   unsigned rd_lo;
81*a58d3d2aSXin Li   int rd_hi;
82*a58d3d2aSXin Li   __asm__(
83*a58d3d2aSXin Li     "#silk_SMULWW\n\t"
84*a58d3d2aSXin Li     "smull %0, %1, %2, %3\n\t"
85*a58d3d2aSXin Li     : "=&r"(rd_lo), "=&r"(rd_hi)
86*a58d3d2aSXin Li     : "%r"(a), "r"(b)
87*a58d3d2aSXin Li   );
88*a58d3d2aSXin Li   return SAFE_SHL(rd_hi,16)+(rd_lo>>16);
89*a58d3d2aSXin Li }
90*a58d3d2aSXin Li #define silk_SMULWW(a, b) (silk_SMULWW_armv4(a, b))
91*a58d3d2aSXin Li 
92*a58d3d2aSXin Li #undef silk_SMLAWW
silk_SMLAWW_armv4(opus_int32 a,opus_int32 b,opus_int32 c)93*a58d3d2aSXin Li static OPUS_INLINE opus_int32 silk_SMLAWW_armv4(opus_int32 a, opus_int32 b,
94*a58d3d2aSXin Li  opus_int32 c)
95*a58d3d2aSXin Li {
96*a58d3d2aSXin Li   unsigned rd_lo;
97*a58d3d2aSXin Li   int rd_hi;
98*a58d3d2aSXin Li   __asm__(
99*a58d3d2aSXin Li     "#silk_SMLAWW\n\t"
100*a58d3d2aSXin Li     "smull %0, %1, %2, %3\n\t"
101*a58d3d2aSXin Li     : "=&r"(rd_lo), "=&r"(rd_hi)
102*a58d3d2aSXin Li     : "%r"(b), "r"(c)
103*a58d3d2aSXin Li   );
104*a58d3d2aSXin Li   return a+SAFE_SHL(rd_hi,16)+(rd_lo>>16);
105*a58d3d2aSXin Li }
106*a58d3d2aSXin Li #define silk_SMLAWW(a, b, c) (silk_SMLAWW_armv4(a, b, c))
107*a58d3d2aSXin Li 
108*a58d3d2aSXin Li #undef SAFE_SHL
109*a58d3d2aSXin Li 
110*a58d3d2aSXin Li #endif /* SILK_MACROS_ARMv4_H */
111