/aosp_15_r20/external/libffi/src/mips/ |
H A D | ffitarget.h | 152 # define SRL srl macro 159 # define SRL dsrl macro
|
/aosp_15_r20/external/python/cpython2/Modules/_ctypes/libffi/src/mips/ |
D | ffitarget.h | 152 # define SRL srl macro 159 # define SRL dsrl macro
|
/aosp_15_r20/external/llvm/lib/Target/MSP430/ |
H A D | MSP430ISelLowering.h | 65 SHL, SRA, SRL enumerator
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
H A D | LanaiAluCode.h | 36 SRL = 0x27, enumerator
|
/aosp_15_r20/external/llvm/lib/Target/Lanai/ |
H A D | LanaiAluCode.h | 37 SRL = 0x27, enumerator
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Lanai/ |
H A D | LanaiAluCode.h | 36 SRL = 0x27, enumerator
|
/aosp_15_r20/external/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.h | 106 SRL, SRA, SHL, enumerator
|
/aosp_15_r20/external/llvm/lib/Target/SystemZ/ |
H A D | SystemZSelectionDAGInfo.cpp | 176 SDValue SRL = DAG.getNode(ISD::SRL, DL, MVT::i32, IPM, in addIPMSequence() local
|
H A D | SystemZInstrInfo.cpp | 486 MachineInstr *SRL = getDef(RLL->getOperand(1).getReg(), MRI); in removeIPMBasedCompare() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.h | 156 SRL, enumerator
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/PowerPC/ |
H A D | PPCISelLowering.h | 167 SRL, enumerator
|
/aosp_15_r20/external/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 339 SHL, SRA, SRL, ROTL, ROTR, enumerator
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 471 SHL, SRA, SRL, ROTL, ROTR, FSHL, FSHR, enumerator
|
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r530567/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 707 SRL, enumerator
|
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r536225/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 708 SRL, enumerator
|
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r522817/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 707 SRL, enumerator
|
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r530567b/include/llvm/CodeGen/ |
D | ISDOpcodes.h | 707 SRL, enumerator
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/ |
H A D | ISDOpcodes.h | 693 SRL, enumerator
|
/aosp_15_r20/external/llvm/include/llvm/TableGen/ |
H A D | Record.h | 801 enum BinaryOp : uint8_t { ADD, AND, SHL, SRA, SRL, LISTCONCAT, enumerator
|
/aosp_15_r20/external/pcre/src/sljit/ |
H A D | sljitNativeRISCV_common.c | 133 #define SRL (F7(0x0) | F3(0x5) | OPC(0x33)) macro
|
H A D | sljitNativeMIPS_common.c | 301 #define SRL (HI(0) | LO(2)) macro
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/TableGen/ |
H A D | Record.h | 803 enum BinaryOp : uint8_t { ADD, MUL, AND, OR, SHL, SRA, SRL, LISTCONCAT, enumerator
|
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r522817/include/llvm/TableGen/ |
D | Record.h | 909 SRL, enumerator
|
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r536225/include/llvm/TableGen/ |
D | Record.h | 909 SRL, enumerator
|
/aosp_15_r20/prebuilts/clang/host/linux-x86/clang-r530567/include/llvm/TableGen/ |
D | Record.h | 909 SRL, enumerator
|