Home
last modified time | relevance | path

Searched defs:waddr (Results 1 – 12 of 12) sorted by relevance

/aosp_15_r20/external/mesa3d/src/broadcom/qpu/
H A Dqpu_instr.c32 enum v3d_qpu_waddr waddr) in v3d_qpu_magic_waddr_name()
584 v3d_qpu_magic_waddr_is_sfu(enum v3d_qpu_waddr waddr) in v3d_qpu_magic_waddr_is_sfu()
601 enum v3d_qpu_waddr waddr) in v3d_qpu_magic_waddr_is_tmu()
625 v3d_qpu_magic_waddr_is_tlb(enum v3d_qpu_waddr waddr) in v3d_qpu_magic_waddr_is_tlb()
632 v3d_qpu_magic_waddr_is_vpm(enum v3d_qpu_waddr waddr) in v3d_qpu_magic_waddr_is_vpm()
639 v3d_qpu_magic_waddr_is_tsy(enum v3d_qpu_waddr waddr) in v3d_qpu_magic_waddr_is_tsy()
647 v3d_qpu_magic_waddr_loads_unif(enum v3d_qpu_waddr waddr) in v3d_qpu_magic_waddr_loads_unif()
894 uint32_t waddr) in qpu_writes_magic_waddr_explicitly()
1035 uint8_t waddr) in v3d71_qpu_writes_waddr_explicitly()
H A Dqpu_pack.c1023 uint32_t waddr = QPU_GET_FIELD(packed_inst, V3D_QPU_WADDR_A); in v3d42_qpu_add_unpack() local
1179 uint32_t waddr = QPU_GET_FIELD(packed_inst, V3D_QPU_WADDR_A); in v3d71_qpu_add_unpack() local
1550 uint32_t waddr = instr->alu.add.waddr; in v3d42_qpu_add_pack() local
1770 uint32_t waddr = instr->alu.add.waddr; in v3d71_qpu_add_pack() local
H A Dqpu_disasm.c145 v3d_qpu_disasm_waddr(struct disasm_state *disasm, uint32_t waddr, bool magic) in v3d_qpu_disasm_waddr()
H A Dqpu_instr.h348 uint8_t waddr; member
356 uint8_t waddr; member
/aosp_15_r20/external/mesa3d/src/gallium/drivers/vc4/kernel/
H A Dvc4_validate_shaders.c98 waddr_to_live_reg_index(uint32_t waddr, bool is_b) in waddr_to_live_reg_index()
137 is_tmu_submit(uint32_t waddr) in is_tmu_submit()
144 is_tmu_write(uint32_t waddr) in is_tmu_write()
184 uint32_t waddr = (is_mul ? in check_tmu_write() local
381 uint32_t waddr = (is_mul ? in check_reg_write() local
/aosp_15_r20/external/mesa3d/src/broadcom/compiler/
H A Dvir_to_qpu.c39 qpu_magic(enum v3d_qpu_waddr waddr) in qpu_magic()
169 enum v3d_qpu_waddr waddr = qinst->qpu.alu.mul.waddr; in v3d42_mov_src_and_dst_equal() local
204 enum v3d_qpu_waddr waddr = qinst->qpu.alu.mul.waddr; in v3d71_mov_src_and_dst_equal() local
H A Dqpu_schedule.c188 tmu_write_is_sequence_terminator(uint32_t waddr) in tmu_write_is_sequence_terminator()
204 can_reorder_tmu_write(const struct v3d_device_info *devinfo, uint32_t waddr) in can_reorder_tmu_write()
217 uint32_t waddr, bool magic) in process_waddr_deps()
715 uint32_t waddr) { in qpu_instruction_uses_rf()
1610 enum v3d_qpu_waddr waddr, in update_scoreboard_for_magic_waddr()
1776 enum v3d_qpu_waddr waddr, in magic_waddr_latency()
H A Dv3d_tex.c34 vir_TMU_WRITE(struct v3d_compile *c, enum v3d_qpu_waddr waddr, struct qreg val) in vir_TMU_WRITE()
44 enum v3d_qpu_waddr waddr, in vir_TMU_WRITE_or_count()
H A Dqpu_validate.c95 bool (*predicate)(enum v3d_qpu_waddr waddr)) in qpu_magic_waddr_matches()
/aosp_15_r20/external/mesa3d/src/gallium/drivers/vc4/
H A Dvc4_qpu_schedule.c186 is_tmu_write(uint32_t waddr) in is_tmu_write()
227 uint32_t waddr, bool is_add) in process_waddr_deps()
712 static uint32_t waddr_latency(uint32_t waddr, uint64_t after) in waddr_latency()
H A Dvc4_qpu.c319 qpu_waddr_ignores_ws(uint32_t waddr) in qpu_waddr_ignores_ws()
657 qpu_waddr_is_tlb(uint32_t waddr) in qpu_waddr_is_tlb()
H A Dvc4_qpu_disasm.c299 uint32_t waddr = (is_mul ? in print_alu_dst() local