Searched refs:generate_sim_verilog (Results 1 – 1 of 1) sorted by relevance
230 def generate_sim_verilog(self): member in XiangShan294 (args.vcs_gen, lambda _ : self.generate_sim_verilog()),