feat: support inst lifetime trace (#4007)

PerfCCT(performance counter commit trace) is a Instruction-level
granularity perfCounter like GEM5
How to use this:
1. Make with "WITH_CHISELDB=1" argument

feat: support inst lifetime trace (#4007)

PerfCCT(performance counter commit trace) is a Instruction-level
granularity perfCounter like GEM5
How to use this:
1. Make with "WITH_CHISELDB=1" argument
2. Run with "--dump-db --dump-select-db lifetime", then get the database
3. Instruction lifetime visualize run "python3 scripts/perfcct.py
"the-db-file-path" -p 1 -v | less"
4. Analysis script now is in XS-GEM5 repo, see
https://github.com/OpenXiangShan/GEM5/blob/xs-dev/util/ClockAnalysis.py

How it works:
1. Allocate one unique tag "seqNum" like GEM5 for each instruction at
fetch stage
2. Passing the "seqNum" in each pipeline
3. Recording perf data through the DPIC interface

show more ...

ci: use fst instead of vcd (#4503)

feat(topdown): add vector freelist stalls

fix(topdown): fix bad speculation instruction calculation

chore(scripts): update to a working state by tutorial (#4415)

chore(dispatch): remove useless code and files (#4288)

feat(Zawrs): support Zawrs extension (#4211)

This commit implements a basic nop-based Zawrs extension.

- `wrs.sto` in this commit acts as a nop instruction.
- `wrs.nto` in this commit acts as a nop

feat(Zawrs): support Zawrs extension (#4211)

This commit implements a basic nop-based Zawrs extension.

- `wrs.sto` in this commit acts as a nop instruction.
- `wrs.nto` in this commit acts as a nop instruction, except it:
- raises illegal instruction exception when !isModeM && mstatus.TW=1, or
- raises virtual instruction exception when privState.V && mstatus.TW=0
&& hstatus.VTW=1

Seems that completely raises no exception is also a valid
implementation,
but raises an exception can help OS to do scheduling during waiting.

Also, like WFI, interrupts cannot take on wrs instructions.

show more ...

ci(perf): add vector hmmer performance test (#4177)

feat(Config): add yaml parser for complicated parametrization (#4147)

This commit enables complicated parameterization by yaml parsing. We use
circe to do this.

In this commit, we implement 6 confi

feat(Config): add yaml parser for complicated parametrization (#4147)

This commit enables complicated parameterization by yaml parsing. We use
circe to do this.

In this commit, we implement 6 configurations:

- PmemRanges: physical memory ranges
- PMAConfigs
- CHIAsyncBridge: set depth to 0 to disable it
- L2CacheConfig
- L3CacheConfig
- DebugModuleBaseAddr

For better human-readability, this commit changes `WithNKBL2/3` to
`L2/3CacheConfig`, changing to case classes, and making the first
parameter only accept human-readable size configuration like `0.5 MB` or
`256kB`.

This commit also changes PMAConfigs and PmemRanges into List of case
classes.

show more ...

ci: archive and update issue B CHI verilog with difftest and test-jar (#4159)

feat(Svnapot): support Svnapot extension (#4107)

submodule(difftest): set fork-interval default to 10 seconds (#4095)

ci: add ci tests for Svpbmt (#4016)

ci: add ci tests for Zacas extension.

fix(Smstateen): fix access check when Smstateen extension enable. (#3978)

* fix the access check for custom CSR and remove the illegal instruction
check when accessing S-mode custom CSR from VS mod

fix(Smstateen): fix access check when Smstateen extension enable. (#3978)

* fix the access check for custom CSR and remove the illegal instruction
check when accessing S-mode custom CSR from VS mode. This is because we
can now use the Smstateen extension to control access to custom content
at different privilege levels.

* fix the misjudgment of the U-mode custom CSR.

* fix the missing access check for the stopi CSR in AIA.

show more ...

feat(pointer masking): support Ssnpm & Smnpm & Smmpm (#3921)

feat(pointer masking): support Ssnpm & Smnpm & Smmpm

ci(nightly): add more ckpts and refactor gcpt loading method

ci(nightly): change checkpoint directory

ci(Zcb): add zcb extension test (#3853)

ci(zvfh,zfh): add f16_test

ci(enable-fork): set fork interval to 10 seconds (#3694)

This change can help us to capture the waveform of problem caused by
hardware stuck. Besides, since we enlarged mmap memory, it may take muc

ci(enable-fork): set fork interval to 10 seconds (#3694)

This change can help us to capture the waveform of problem caused by
hardware stuck. Besides, since we enlarged mmap memory, it may take much
more time on `fork()` syscall. Enlarging the fork interval here also
results better simulation speed in some circumstances.

show more ...

fix(Trigger): remove tcontrol in trigger module.

* remove tcontrol.
* use xIE to control trigger's breakpoint exception.
* modify medelege: bit(EX_BP) is writable.
* fix emu.yml to make medelege

fix(Trigger): remove tcontrol in trigger module.

* remove tcontrol.
* use xIE to control trigger's breakpoint exception.
* modify medelege: bit(EX_BP) is writable.
* fix emu.yml to make medelege.EX_BP writable in SMP Linux jobs.

show more ...

ci(vcs): use coremark-1-iteration instead of microbench (#3605)

fix(scripts): parser.py support submodule endWiths '();' (#3598)

feat(scripts): remove replace of negedge for regFile