area(EXU): add parameter `needCopySrc` in FuConfig (#4063)

area(backend): only use startAddr in pcMem

area(IssueQueue): encode exuOH as UInt to reduce storage (#4033)

BypassNetwork: add source data from RegCache

Backend: add reg cache data writing back path

BypassNetwork: fix bug of bypass2DataVec when vec has no wakeup

BypassNetwork: ExuOH->ExuVec, add mask for forwardOrBypassValidVec3 (#3083)

Backend fixtiming: fix rab/exuwb/wbtorob timing (#3032)

rab:
fix commit/walk/special walk Count from popcount to priority mux
exuwb:
fix exuwb Nto1 logic: add int/fp/vec 3 wbpath to wbarbite

Backend fixtiming: fix rab/exuwb/wbtorob timing (#3032)

rab:
fix commit/walk/special walk Count from popcount to priority mux
exuwb:
fix exuwb Nto1 logic: add int/fp/vec 3 wbpath to wbarbiter
wbtorob:
fix writebacknum count: delete extra count for exu which cannot be compressed

show more ...

FuConfig: split dataBits into destDataBits and srcDataBits for distinguish input and output data width

Exu: connect V0Wen VlWen

DataSource: add readV0 for vec src0/1/2

BypassNetwork: add RegNext enable signal (#2999)

Backend: add FpScheduler

BypassNetwork: HasBypass2Sink add mem

IssueQueue: add vf <-> mem fast wake up

IssueQueue, BypassNetwork: add 1 cycle delay when writing back to vf regfile

datapath: int src0 donot use src1's read port

IssueQueue, BypassNetwork: fix fused_lui_load in HybridUnit

backend: og1 src select timing optimize

backend: add DataSource anotherReg

IssueQueue: read int preg which psrc is 0 without sending a read request

Backend: remove unused signals in (BusyTable -> IQ)

ExuOH: use UInt instead of Vec[Bool] to reduce generating time

fix merge error

Backend: implement speculative busytable supporting fastWakeUp and cancel