/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/Lanai/ |
H A D | LanaiInstrInfo.cpp | 178 unsigned &SrcReg2, int &CmpMask, in analyzeCompare() 206 unsigned SrcReg2, int ImmValue, in isRedundantFlagInstr() 284 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int /*CmpMask*/, in optimizeCompareInstr()
|
/aosp_15_r20/external/llvm/lib/Target/Lanai/ |
H A D | LanaiInstrInfo.cpp | 180 unsigned &SrcReg2, int &CmpMask, in analyzeCompare() 208 unsigned SrcReg2, int ImmValue, in isRedundantFlagInstr() 286 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/Lanai/ |
H A D | LanaiInstrInfo.cpp | 178 Register &SrcReg2, int64_t &CmpMask, in analyzeCompare() 206 unsigned SrcReg2, int64_t ImmValue, in isRedundantFlagInstr() 284 MachineInstr &CmpInstr, Register SrcReg, Register SrcReg2, in optimizeCompareInstr()
|
/aosp_15_r20/external/llvm/lib/Target/AArch64/ |
H A D | AArch64InstrInfo.cpp | 693 unsigned &SrcReg2, int &CmpMask, in analyzeCompare() 883 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, in optimizeCompareInstr() 3294 unsigned SrcReg2 = Root.getOperand(IdxOtherOpd).getReg(); in genFusedMultiply() local
|
/aosp_15_r20/external/llvm/include/llvm/Target/ |
H A D | TargetInstrInfo.h | 1166 unsigned &SrcReg2, int &Mask, int &Value) const { in analyzeCompare() 1174 unsigned SrcReg2, int Mask, int Value, in optimizeCompareInstr()
|
/aosp_15_r20/external/llvm/lib/Target/PowerPC/ |
H A D | PPCInstrInfo.cpp | 1500 unsigned &SrcReg2, int &Mask, in analyzeCompare() 1528 unsigned SrcReg2, int Mask, int Value, in optimizeCompareInstr()
|
H A D | PPCFastISel.cpp | 876 unsigned SrcReg2 = 0; in PPCEmitCmp() local 1262 unsigned SrcReg2 = getRegForValue(I->getOperand(1)); in SelectBinaryIntOp() local
|
/aosp_15_r20/external/llvm/lib/Target/SystemZ/ |
H A D | SystemZInstrInfo.cpp | 433 unsigned &SrcReg2, int &Mask, in analyzeCompare() 515 MachineInstr &Compare, unsigned SrcReg, unsigned SrcReg2, int Mask, in optimizeCompareInstr()
|
H A D | SystemZElimCompare.cpp | 407 unsigned SrcReg2 = in fuseCompareOperations() local
|
/aosp_15_r20/external/llvm/lib/Target/X86/ |
H A D | X86InstrInfo.cpp | 2928 unsigned SrcReg2; in convertToThreeAddress() local 4828 unsigned &SrcReg2, int &CmpMask, in analyzeCompare() 4907 unsigned SrcReg2, int ImmValue, in isRedundantFlagInstr() 5045 unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.cpp | 2675 unsigned &SrcReg2, int &CmpMask, in analyzeCompare() 2746 unsigned SrcReg, unsigned SrcReg2, in isRedundantFlagInstr() 2882 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, in optimizeCompareInstr() 3169 unsigned SrcReg, SrcReg2; in shouldSink() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/include/llvm/CodeGen/ |
H A D | TargetInstrInfo.h | 1398 unsigned &SrcReg2, int &Mask, int &Value) const { in analyzeCompare() 1406 unsigned SrcReg2, int Mask, int Value, in optimizeCompareInstr()
|
/aosp_15_r20/external/mesa3d/src/gallium/drivers/r300/compiler/ |
H A D | radeon_program_alu.c | 63 struct rc_src_register SrcReg2) in emit3()
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/PowerPC/ |
H A D | PPCInstrInfo.cpp | 1591 unsigned &SrcReg2, int &Mask, in analyzeCompare() 1621 unsigned SrcReg2, int Mask, int Value, in optimizeCompareInstr() 4125 Register SrcReg2 = MI.getOperand(2).getReg(); in isSignOrZeroExtended() local
|
H A D | PPCFastISel.cpp | 857 unsigned SrcReg2 = 0; in PPCEmitCmp() local 1359 unsigned SrcReg2 = getRegForValue(I->getOperand(1)); in SelectBinaryIntOp() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/PowerPC/ |
H A D | PPCInstrInfo.cpp | 2357 Register &SrcReg2, int64_t &Mask, in analyzeCompare() 2387 Register SrcReg2, int64_t Mask, in optimizeCompareInstr() 2776 Register SrcReg, SrcReg2; in optimizeCmpPostRA() local 5518 Register SrcReg2 = MI->getOperand(2).getReg(); in isSignOrZeroExtended() local
|
H A D | PPCFastISel.cpp | 854 unsigned SrcReg2 = 0; in PPCEmitCmp() local 1358 Register SrcReg2 = getRegForValue(I->getOperand(1)); in SelectBinaryIntOp() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/AArch64/ |
H A D | AArch64SIMDInstrOpt.cpp | 438 Register SrcReg2 = MI.getOperand(3).getReg(); in optimizeVectElement() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/AArch64/ |
H A D | AArch64SIMDInstrOpt.cpp | 441 Register SrcReg2 = MI.getOperand(3).getReg(); in optimizeVectElement() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/SystemZ/ |
H A D | SystemZElimCompare.cpp | 629 Register SrcReg2 = in fuseCompareOperations() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/include/llvm/CodeGen/ |
H A D | TargetInstrInfo.h | 1598 Register &SrcReg2, int64_t &Mask, in analyzeCompare() 1607 Register SrcReg2, int64_t Mask, in optimizeCompareInstr()
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/SystemZ/ |
H A D | SystemZElimCompare.cpp | 631 Register SrcReg2 = in fuseCompareOperations() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-16.0/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.cpp | 2802 Register &SrcReg2, int64_t &CmpMask, in analyzeCompare() 2873 Register SrcReg, Register SrcReg2, in isRedundantFlagInstr() 3028 MachineInstr &CmpInstr, Register SrcReg, Register SrcReg2, int64_t CmpMask, in optimizeCompareInstr() 3315 Register SrcReg, SrcReg2; in shouldSink() local
|
/aosp_15_r20/external/swiftshader/third_party/llvm-10.0/llvm/lib/Target/X86/ |
H A D | X86InstrInfo.cpp | 1053 Register SrcReg2; in convertToThreeAddress() local 3274 unsigned &SrcReg2, int &CmpMask, in analyzeCompare() 3361 unsigned SrcReg, unsigned SrcReg2, in isRedundantFlagInstr() 3551 unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
|
/aosp_15_r20/external/llvm/lib/Target/ARM/ |
H A D | ARMBaseInstrInfo.cpp | 2288 unsigned &SrcReg2, int &CmpMask, in analyzeCompare() 2362 unsigned SrcReg2, int ImmValue, in isRedundantFlagInstr() 2392 MachineInstr &CmpInstr, unsigned SrcReg, unsigned SrcReg2, int CmpMask, in optimizeCompareInstr()
|