Home
last modified time | relevance | path

Searched defs:prefetch_req (Results 1 – 5 of 5) sorted by relevance

/XiangShan/src/main/scala/xiangshan/mem/sbuffer/
H A DStorePrefetchBursts.scala86 val prefetch_req = Vec(StorePipelineWidth, DecoupledIO(new StorePrefetchReq)) constant
163 val prefetch_req = Vec(StorePipelineWidth, DecoupledIO(new StorePrefetchReq)) constant
263 val prefetch_req = Vec(StorePipelineWidth, DecoupledIO(new StorePrefetchReq)) constant
/XiangShan/src/main/scala/xiangshan/frontend/icache/
H A DICacheMissUnit.scala197 val prefetch_req: DecoupledIO[ICacheMissReq] = Flipped(DecoupledIO(new ICacheMissReq)) constant
/XiangShan/src/main/scala/xiangshan/mem/pipeline/
H A DHybridUnit.scala89 val prefetch_req = Flipped(ValidIO(new L1PrefetchReq)) constant
124 val prefetch_req = Flipped(DecoupledIO(new StorePrefetchReq)) constant
H A DStoreUnit.scala54 val prefetch_req = Flipped(DecoupledIO(new StorePrefetchReq)) constant
H A DLoadUnit.scala163 …val prefetch_req = Flipped(ValidIO(new L1PrefetchReq)) // hardware prefetch to l1 cac… constant