Home
last modified time | relevance | path

Searched hist:"4 b0d80d87574e82ba31737496d63ac30bed0d40a" (Results 1 – 25 of 55) sorted by relevance

123

/XiangShan/src/main/scala/xiangshan/backend/issue/
H A DAgeDetector.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DWakeupQueue.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DDataArray.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/test/scala/xiangshan/
H A DXSTester.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DDecodeTest.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/backend/fu/
H A DBku.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DSRT16Divider.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DMultiplier.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DJump.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DFunctionUnit.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/backend/rename/freelist/
H A DBaseFreeList.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DStdFreeList.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DMEFreeList.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/backend/fu/fpu/
H A DFPUSubModule.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DIntToFP.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/mem/mdp/
H A DStoreSet.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/mem/lsqueue/
H A DLoadExceptionBuffer.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DLoadQueueRAR.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/backend/decode/
H A DFPDecoder.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DFusionDecoder.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/
H A DDbEntry.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/mem/prefetch/
H A DBasePrefecher.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/backend/rename/
H A DRenameTable.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

H A DBusyTable.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

/XiangShan/src/main/scala/xiangshan/backend/regfile/
H A DRegfile.scaladiff 4b0d80d87574e82ba31737496d63ac30bed0d40a Wed Oct 11 08:56:45 CEST 2023 Xuan Hu <[email protected]> Merge upstream/master into tmp-backend-merge-master

123