"5bd65c56355db1d4f5b92a3815df78273c01b892" (history) in projects: XiangShan

Project(s)

Full Search
Definition
Symbol
File Path
History
Type

Searched hist:"5 bd65c56355db1d4f5b92a3815df78273c01b892" (Results 1 – 17 of 17) sorted by relevance

/XiangShan/src/main/scala/top/
H A D	YamlParser.scala	5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
H A D	ArgParser.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
H A D	Configs.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
/XiangShan/src/main/resources/config/
H A D	Default.yml	5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
/XiangShan/src/main/scala/xiangshan/
H A D	PMParameters.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
H A D	Parameters.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
H A D	XSCore.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
/XiangShan/src/main/scala/xiangshan/mem/prefetch/
H A D	L1PrefetchInterface.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
H A D	L1PrefetchComponent.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
H A D	SMSPrefetcher.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
/XiangShan/src/main/scala/xiangshan/backend/fu/
H A D	PMA.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
/XiangShan/.github/workflows/
H A D	emu.yml	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
/XiangShan/
H A D	build.sc	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
H A D	Makefile	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
/XiangShan/scripts/
H A D	xiangshan.py	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
/XiangShan/src/main/scala/system/
H A D	SoC.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.
/XiangShan/src/main/scala/xiangshan/cache/dcache/
H A D	DCacheWrapper.scala	diff 5bd65c56355db1d4f5b92a3815df78273c01b892 Tue Jan 14 17:31:49 CET 2025 Tang Haojin <[email protected]> feat(Config): add yaml parser for complicated parametrization (#4147) This commit enables complicated parameterization by yaml parsing. We use circe to do this. In this commit, we implement 6 configurations: - PmemRanges: physical memory ranges - PMAConfigs - CHIAsyncBridge: set depth to 0 to disable it - L2CacheConfig - L3CacheConfig - DebugModuleBaseAddr For better human-readability, this commit changes `WithNKBL2/3` to `L2/3CacheConfig`, changing to case classes, and making the first parameter only accept human-readable size configuration like `0.5 MB` or `256kB`. This commit also changes PMAConfigs and PmemRanges into List of case classes.